Implementation of Hybrid Control for Motor Drives

This paper presents the implementation of a hybrid-control strategy applied to a permanent-magnet synchronous-motor (PMSM) drive. Hybrid control is a general approach for control of a switching-based hybrid system (HS). This class of HS includes a continuous process controlled by a discrete controll...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on industrial electronics (1982) 2007-08, Vol.54 (4), p.1946-1952
Hauptverfasser: Xuefang Lin-Shi, Morel, F., Llor, A.M., Allard, B., Retif, J.-M.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper presents the implementation of a hybrid-control strategy applied to a permanent-magnet synchronous-motor (PMSM) drive. Hybrid control is a general approach for control of a switching-based hybrid system (HS). This class of HS includes a continuous process controlled by a discrete controller with a finite number of states. In the case of ac motor drives, in contrast to conventional vector control like proportional-integral control or predictive control, where the inverter is not taken into account by the controller, hybrid control integrates the inverter model and considers the state of the inverter as a control variable. It allows to obtain faster torque dynamics than vector-control algorithms. The hybrid control algorithm requires both computing velocity for real-time implementation and code flexibility for management of low-performance functions and analog-digital interfaces. Codesign appears as a promising methodology for partitioning hybrid-control algorithm between software (flexible) and hardware (velocity) while taking care of overall time constrains. In this paper, the implementation of hybrid-control algorithm for a PMSM drive is performed through a codesign approach on an Excalibur board, embedding a CPU-core (Nios-2 by Altera) inside an APEX20KE200EFC484-2X field-programmable gate array. The partitioning of software and hardware parts is explained. Experimental results show the effectiveness of the implementation. Performances, advantages, and limitations are discussed.
ISSN:0278-0046
1557-9948
DOI:10.1109/TIE.2007.898303