Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous-time capital sigma Delta ADC
This paper describes a highly digitized direct conversion receiver of a single-chip quadruple-band RF transceiver that meets GSM/GPRS and EDGE requirements. The chip uses an advanced 0.25- mu m BiCMOS technology. The I and Q on-chip fifth-order single-bit continuous-time sigma-delta ( capital sigma...
Gespeichert in:
| Veröffentlicht in: | IEEE journal of solid-state circuits 2005-01, Vol.40 (2) |
|---|---|
| Hauptverfasser: | , , , , , , , , , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | 2 |
| container_start_page | |
| container_title | IEEE journal of solid-state circuits |
| container_volume | 40 |
| creator | Le Guillou, Y Gaborieau, O Gamand, P Isberg, M Jakobsson, P Jonsson, L Le Deaut, D Marie, H Mattisson, S Monge, L Olsson, T Prouet, S Tired, T |
| description | This paper describes a highly digitized direct conversion receiver of a single-chip quadruple-band RF transceiver that meets GSM/GPRS and EDGE requirements. The chip uses an advanced 0.25- mu m BiCMOS technology. The I and Q on-chip fifth-order single-bit continuous-time sigma-delta ( capital sigma Delta ) ADC has 84-dB dynamic range over a total bandwidth of +/-135 kHz for an active area of 0.4 mm super(2). Hence, most of the channel filtering is realized in a CMOS IC where digital processing is achieved at a lower cost. The systematic analysis of dc offset at each stage of the design enables to perform the dc offset cancellation loop in the digital domain as well. The receiver operates at 2.7 V with a current consumption of 75 mA. A first-order substrate coupling analysis enables to optimize the floor plan strategy. As a result, the receiver has an area of 1.8 mm super(2). |
| doi_str_mv | 10.1109/JSSC.2004.841036 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_896234654</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>896234654</sourcerecordid><originalsourceid>FETCH-proquest_miscellaneous_8962346543</originalsourceid><addsrcrecordid>eNqNzM1OhDAUBeAuNHH82bu8O1dAO1QCSwVkYmJixP2kKR24prTYFs08ga9tJ_EBXJ18JyeHkFtGU8ZolT33fZ1uKeVpyRnNizOyoZSVSRW7C3Lp_Uck5yXbkJ8djpM-ApqgRieCGmBAp2QAac2Xch6tgWiFEXCwDrr-Jete3_qsbboWvjFMYE0iJ1yg5MnwCMPRiBklOGFGdboJaFa7-iTgHC0WDEKDx3EW0CgdBDw09TU5Pwjt1c1fXpG7p_a93iWLs5-r8mE_o5dKa2FU_NqXVbHNeXHP8_8vfwE1xFmW</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>896234654</pqid></control><display><type>article</type><title>Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous-time capital sigma Delta ADC</title><source>IEEE Electronic Library (IEL)</source><creator>Le Guillou, Y ; Gaborieau, O ; Gamand, P ; Isberg, M ; Jakobsson, P ; Jonsson, L ; Le Deaut, D ; Marie, H ; Mattisson, S ; Monge, L ; Olsson, T ; Prouet, S ; Tired, T</creator><creatorcontrib>Le Guillou, Y ; Gaborieau, O ; Gamand, P ; Isberg, M ; Jakobsson, P ; Jonsson, L ; Le Deaut, D ; Marie, H ; Mattisson, S ; Monge, L ; Olsson, T ; Prouet, S ; Tired, T</creatorcontrib><description>This paper describes a highly digitized direct conversion receiver of a single-chip quadruple-band RF transceiver that meets GSM/GPRS and EDGE requirements. The chip uses an advanced 0.25- mu m BiCMOS technology. The I and Q on-chip fifth-order single-bit continuous-time sigma-delta ( capital sigma Delta ) ADC has 84-dB dynamic range over a total bandwidth of +/-135 kHz for an active area of 0.4 mm super(2). Hence, most of the channel filtering is realized in a CMOS IC where digital processing is achieved at a lower cost. The systematic analysis of dc offset at each stage of the design enables to perform the dc offset cancellation loop in the digital domain as well. The receiver operates at 2.7 V with a current consumption of 75 mA. A first-order substrate coupling analysis enables to optimize the floor plan strategy. As a result, the receiver has an area of 1.8 mm super(2).</description><identifier>ISSN: 0018-9200</identifier><identifier>DOI: 10.1109/JSSC.2004.841036</identifier><language>eng</language><subject>Cancellation ; CMOS ; Direct conversion ; Direct current ; Dynamic range ; Offsets ; Receivers ; Strategy</subject><ispartof>IEEE journal of solid-state circuits, 2005-01, Vol.40 (2)</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Le Guillou, Y</creatorcontrib><creatorcontrib>Gaborieau, O</creatorcontrib><creatorcontrib>Gamand, P</creatorcontrib><creatorcontrib>Isberg, M</creatorcontrib><creatorcontrib>Jakobsson, P</creatorcontrib><creatorcontrib>Jonsson, L</creatorcontrib><creatorcontrib>Le Deaut, D</creatorcontrib><creatorcontrib>Marie, H</creatorcontrib><creatorcontrib>Mattisson, S</creatorcontrib><creatorcontrib>Monge, L</creatorcontrib><creatorcontrib>Olsson, T</creatorcontrib><creatorcontrib>Prouet, S</creatorcontrib><creatorcontrib>Tired, T</creatorcontrib><title>Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous-time capital sigma Delta ADC</title><title>IEEE journal of solid-state circuits</title><description>This paper describes a highly digitized direct conversion receiver of a single-chip quadruple-band RF transceiver that meets GSM/GPRS and EDGE requirements. The chip uses an advanced 0.25- mu m BiCMOS technology. The I and Q on-chip fifth-order single-bit continuous-time sigma-delta ( capital sigma Delta ) ADC has 84-dB dynamic range over a total bandwidth of +/-135 kHz for an active area of 0.4 mm super(2). Hence, most of the channel filtering is realized in a CMOS IC where digital processing is achieved at a lower cost. The systematic analysis of dc offset at each stage of the design enables to perform the dc offset cancellation loop in the digital domain as well. The receiver operates at 2.7 V with a current consumption of 75 mA. A first-order substrate coupling analysis enables to optimize the floor plan strategy. As a result, the receiver has an area of 1.8 mm super(2).</description><subject>Cancellation</subject><subject>CMOS</subject><subject>Direct conversion</subject><subject>Direct current</subject><subject>Dynamic range</subject><subject>Offsets</subject><subject>Receivers</subject><subject>Strategy</subject><issn>0018-9200</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><recordid>eNqNzM1OhDAUBeAuNHH82bu8O1dAO1QCSwVkYmJixP2kKR24prTYFs08ga9tJ_EBXJ18JyeHkFtGU8ZolT33fZ1uKeVpyRnNizOyoZSVSRW7C3Lp_Uck5yXbkJ8djpM-ApqgRieCGmBAp2QAac2Xch6tgWiFEXCwDrr-Jete3_qsbboWvjFMYE0iJ1yg5MnwCMPRiBklOGFGdboJaFa7-iTgHC0WDEKDx3EW0CgdBDw09TU5Pwjt1c1fXpG7p_a93iWLs5-r8mE_o5dKa2FU_NqXVbHNeXHP8_8vfwE1xFmW</recordid><startdate>20050101</startdate><enddate>20050101</enddate><creator>Le Guillou, Y</creator><creator>Gaborieau, O</creator><creator>Gamand, P</creator><creator>Isberg, M</creator><creator>Jakobsson, P</creator><creator>Jonsson, L</creator><creator>Le Deaut, D</creator><creator>Marie, H</creator><creator>Mattisson, S</creator><creator>Monge, L</creator><creator>Olsson, T</creator><creator>Prouet, S</creator><creator>Tired, T</creator><scope>7SP</scope><scope>8FD</scope><scope>F28</scope><scope>FR3</scope><scope>L7M</scope></search><sort><creationdate>20050101</creationdate><title>Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous-time capital sigma Delta ADC</title><author>Le Guillou, Y ; Gaborieau, O ; Gamand, P ; Isberg, M ; Jakobsson, P ; Jonsson, L ; Le Deaut, D ; Marie, H ; Mattisson, S ; Monge, L ; Olsson, T ; Prouet, S ; Tired, T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-proquest_miscellaneous_8962346543</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Cancellation</topic><topic>CMOS</topic><topic>Direct conversion</topic><topic>Direct current</topic><topic>Dynamic range</topic><topic>Offsets</topic><topic>Receivers</topic><topic>Strategy</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Le Guillou, Y</creatorcontrib><creatorcontrib>Gaborieau, O</creatorcontrib><creatorcontrib>Gamand, P</creatorcontrib><creatorcontrib>Isberg, M</creatorcontrib><creatorcontrib>Jakobsson, P</creatorcontrib><creatorcontrib>Jonsson, L</creatorcontrib><creatorcontrib>Le Deaut, D</creatorcontrib><creatorcontrib>Marie, H</creatorcontrib><creatorcontrib>Mattisson, S</creatorcontrib><creatorcontrib>Monge, L</creatorcontrib><creatorcontrib>Olsson, T</creatorcontrib><creatorcontrib>Prouet, S</creatorcontrib><creatorcontrib>Tired, T</creatorcontrib><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Le Guillou, Y</au><au>Gaborieau, O</au><au>Gamand, P</au><au>Isberg, M</au><au>Jakobsson, P</au><au>Jonsson, L</au><au>Le Deaut, D</au><au>Marie, H</au><au>Mattisson, S</au><au>Monge, L</au><au>Olsson, T</au><au>Prouet, S</au><au>Tired, T</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous-time capital sigma Delta ADC</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><date>2005-01-01</date><risdate>2005</risdate><volume>40</volume><issue>2</issue><issn>0018-9200</issn><abstract>This paper describes a highly digitized direct conversion receiver of a single-chip quadruple-band RF transceiver that meets GSM/GPRS and EDGE requirements. The chip uses an advanced 0.25- mu m BiCMOS technology. The I and Q on-chip fifth-order single-bit continuous-time sigma-delta ( capital sigma Delta ) ADC has 84-dB dynamic range over a total bandwidth of +/-135 kHz for an active area of 0.4 mm super(2). Hence, most of the channel filtering is realized in a CMOS IC where digital processing is achieved at a lower cost. The systematic analysis of dc offset at each stage of the design enables to perform the dc offset cancellation loop in the digital domain as well. The receiver operates at 2.7 V with a current consumption of 75 mA. A first-order substrate coupling analysis enables to optimize the floor plan strategy. As a result, the receiver has an area of 1.8 mm super(2).</abstract><doi>10.1109/JSSC.2004.841036</doi></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0018-9200 |
| ispartof | IEEE journal of solid-state circuits, 2005-01, Vol.40 (2) |
| issn | 0018-9200 |
| language | eng |
| recordid | cdi_proquest_miscellaneous_896234654 |
| source | IEEE Electronic Library (IEL) |
| subjects | Cancellation CMOS Direct conversion Direct current Dynamic range Offsets Receivers Strategy |
| title | Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous-time capital sigma Delta ADC |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T22%3A37%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Highly%20integrated%20direct%20conversion%20receiver%20for%20GSM/GPRS/EDGE%20with%20on-chip%2084-dB%20dynamic%20range%20continuous-time%20capital%20sigma%20Delta%20ADC&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Le%20Guillou,%20Y&rft.date=2005-01-01&rft.volume=40&rft.issue=2&rft.issn=0018-9200&rft_id=info:doi/10.1109/JSSC.2004.841036&rft_dat=%3Cproquest%3E896234654%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=896234654&rft_id=info:pmid/&rfr_iscdi=true |