Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs

We propose a Solid-State Disk (SSD) with a Double Data Rate (DDR) DRAM interface for high-performance PCs. Traditional SSDs simply inherit the interface protocol of Hard Disk Drives (HDD) such as Parallel Advanced Technology Attachment (PATA) or Serial-ATA (SATA) for maintaining the compatibility. H...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEICE Transactions on Information and Systems 2009/04/01, Vol.E92.D(4), pp.727-731
Hauptverfasser: KIM, Dong, BANG, Kwanhu, HA, Seung-Hwan, PARK, Chanik, CHUNG, Sung Woo, CHUNG, Eui-Young
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 731
container_issue 4
container_start_page 727
container_title IEICE Transactions on Information and Systems
container_volume E92.D
creator KIM, Dong
BANG, Kwanhu
HA, Seung-Hwan
PARK, Chanik
CHUNG, Sung Woo
CHUNG, Eui-Young
description We propose a Solid-State Disk (SSD) with a Double Data Rate (DDR) DRAM interface for high-performance PCs. Traditional SSDs simply inherit the interface protocol of Hard Disk Drives (HDD) such as Parallel Advanced Technology Attachment (PATA) or Serial-ATA (SATA) for maintaining the compatibility. However, SSD itself provides much higher performance than HDD, hence the interface also needs to be enhanced. Unlike the traditional SSDs, the proposed SSD with DDR DRAM interface is placed in the North Bridge which provides two or more DDR DRAM interface ports in high-performance PCs. The novelty of our work is on DQS signaling scheme which allows arbitrary Column Address Strobe (CAS) latency unlike typical DDR DRAM interface scheme. The experimental results show that the proposed SSD maximally outperforms the traditional SSD by 8.7 times in read mode, by 1.5 times in write mode. Also, for synthetic workloads, the proposed scheme shows performance improvement over the conventional architecture by a factor of 1.6 times.
doi_str_mv 10.1587/transinf.E92.D.727
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_889418642</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>889418642</sourcerecordid><originalsourceid>FETCH-LOGICAL-c486t-bf863f5f77998def5847b017388ee967c21c37800274a5c656f8af8e1aac71d93</originalsourceid><addsrcrecordid>eNpdkMtOwzAURC0EEqXwA6yyQawSbCd-ZIkaoCAeVQtr69a1qSFNwHaF-HsMhS5YjTT3zFxpEDomuCBMirPooQuus8VFTYumEFTsoAERFctJyckuGuCa8Fyyku6jgxBeMCaSEjZA97O-dYt8FiGarHHhNftwcZk1_XreJgMiZNOf0_T8LrvuovEWtMls77Oxe17mk2T0fgVdMiejcIj2LLTBHP3qED1dXjyOxvntw9X16Pw215XkMZ9byUvLrBB1LRfGMlmJOSailNKYmgtNiS6FxJiKCpjmjFsJVhoCoAVZ1OUQnW5633z_vjYhqpUL2rQtdKZfByVlXRHJK5pIuiG170Pwxqo371bgPxXB6ns79bedStupRqXtUujktx6ChtYmQruwTVLKMatLkribDfcSIjybLQA-Ot2a_9XVVtOTLaSX4JXpyi9cqos0</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>889418642</pqid></control><display><type>article</type><title>Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs</title><source>EZB Electronic Journals Library</source><source>J-STAGE</source><creator>KIM, Dong ; BANG, Kwanhu ; HA, Seung-Hwan ; PARK, Chanik ; CHUNG, Sung Woo ; CHUNG, Eui-Young</creator><creatorcontrib>KIM, Dong ; BANG, Kwanhu ; HA, Seung-Hwan ; PARK, Chanik ; CHUNG, Sung Woo ; CHUNG, Eui-Young</creatorcontrib><description>We propose a Solid-State Disk (SSD) with a Double Data Rate (DDR) DRAM interface for high-performance PCs. Traditional SSDs simply inherit the interface protocol of Hard Disk Drives (HDD) such as Parallel Advanced Technology Attachment (PATA) or Serial-ATA (SATA) for maintaining the compatibility. However, SSD itself provides much higher performance than HDD, hence the interface also needs to be enhanced. Unlike the traditional SSDs, the proposed SSD with DDR DRAM interface is placed in the North Bridge which provides two or more DDR DRAM interface ports in high-performance PCs. The novelty of our work is on DQS signaling scheme which allows arbitrary Column Address Strobe (CAS) latency unlike typical DDR DRAM interface scheme. The experimental results show that the proposed SSD maximally outperforms the traditional SSD by 8.7 times in read mode, by 1.5 times in write mode. Also, for synthetic workloads, the proposed scheme shows performance improvement over the conventional architecture by a factor of 1.6 times.</description><identifier>ISSN: 0916-8532</identifier><identifier>ISSN: 1745-1361</identifier><identifier>EISSN: 1745-1361</identifier><identifier>DOI: 10.1587/transinf.E92.D.727</identifier><language>eng</language><publisher>Oxford: The Institute of Electronics, Information and Communication Engineers</publisher><subject>Applied sciences ; Architecture ; Attachment ; Design. Technologies. Operation analysis. Testing ; Disk drives ; Disks ; DRAM interface ; Dynamic random access memory ; Electronics ; Exact sciences and technology ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; NAND flash ; North Bridge ; Performance enhancement ; Ports ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; SSD (Solid-State Disk) ; Switching and signalling ; Systems, networks and services of telecommunications ; Telecommunications ; Telecommunications and information theory ; Transmission and modulation (techniques and equipments) ; Workload</subject><ispartof>IEICE Transactions on Information and Systems, 2009/04/01, Vol.E92.D(4), pp.727-731</ispartof><rights>2009 The Institute of Electronics, Information and Communication Engineers</rights><rights>2015 INIST-CNRS</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c486t-bf863f5f77998def5847b017388ee967c21c37800274a5c656f8af8e1aac71d93</citedby><cites>FETCH-LOGICAL-c486t-bf863f5f77998def5847b017388ee967c21c37800274a5c656f8af8e1aac71d93</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,1881,4014,27914,27915,27916</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=22605931$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>KIM, Dong</creatorcontrib><creatorcontrib>BANG, Kwanhu</creatorcontrib><creatorcontrib>HA, Seung-Hwan</creatorcontrib><creatorcontrib>PARK, Chanik</creatorcontrib><creatorcontrib>CHUNG, Sung Woo</creatorcontrib><creatorcontrib>CHUNG, Eui-Young</creatorcontrib><title>Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs</title><title>IEICE Transactions on Information and Systems</title><addtitle>IEICE Trans. Inf. &amp; Syst.</addtitle><description>We propose a Solid-State Disk (SSD) with a Double Data Rate (DDR) DRAM interface for high-performance PCs. Traditional SSDs simply inherit the interface protocol of Hard Disk Drives (HDD) such as Parallel Advanced Technology Attachment (PATA) or Serial-ATA (SATA) for maintaining the compatibility. However, SSD itself provides much higher performance than HDD, hence the interface also needs to be enhanced. Unlike the traditional SSDs, the proposed SSD with DDR DRAM interface is placed in the North Bridge which provides two or more DDR DRAM interface ports in high-performance PCs. The novelty of our work is on DQS signaling scheme which allows arbitrary Column Address Strobe (CAS) latency unlike typical DDR DRAM interface scheme. The experimental results show that the proposed SSD maximally outperforms the traditional SSD by 8.7 times in read mode, by 1.5 times in write mode. Also, for synthetic workloads, the proposed scheme shows performance improvement over the conventional architecture by a factor of 1.6 times.</description><subject>Applied sciences</subject><subject>Architecture</subject><subject>Attachment</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Disk drives</subject><subject>Disks</subject><subject>DRAM interface</subject><subject>Dynamic random access memory</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>NAND flash</subject><subject>North Bridge</subject><subject>Performance enhancement</subject><subject>Ports</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>SSD (Solid-State Disk)</subject><subject>Switching and signalling</subject><subject>Systems, networks and services of telecommunications</subject><subject>Telecommunications</subject><subject>Telecommunications and information theory</subject><subject>Transmission and modulation (techniques and equipments)</subject><subject>Workload</subject><issn>0916-8532</issn><issn>1745-1361</issn><issn>1745-1361</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><recordid>eNpdkMtOwzAURC0EEqXwA6yyQawSbCd-ZIkaoCAeVQtr69a1qSFNwHaF-HsMhS5YjTT3zFxpEDomuCBMirPooQuus8VFTYumEFTsoAERFctJyckuGuCa8Fyyku6jgxBeMCaSEjZA97O-dYt8FiGarHHhNftwcZk1_XreJgMiZNOf0_T8LrvuovEWtMls77Oxe17mk2T0fgVdMiejcIj2LLTBHP3qED1dXjyOxvntw9X16Pw215XkMZ9byUvLrBB1LRfGMlmJOSailNKYmgtNiS6FxJiKCpjmjFsJVhoCoAVZ1OUQnW5633z_vjYhqpUL2rQtdKZfByVlXRHJK5pIuiG170Pwxqo371bgPxXB6ns79bedStupRqXtUujktx6ChtYmQruwTVLKMatLkribDfcSIjybLQA-Ot2a_9XVVtOTLaSX4JXpyi9cqos0</recordid><startdate>2009</startdate><enddate>2009</enddate><creator>KIM, Dong</creator><creator>BANG, Kwanhu</creator><creator>HA, Seung-Hwan</creator><creator>PARK, Chanik</creator><creator>CHUNG, Sung Woo</creator><creator>CHUNG, Eui-Young</creator><general>The Institute of Electronics, Information and Communication Engineers</general><general>Oxford University Press</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>2009</creationdate><title>Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs</title><author>KIM, Dong ; BANG, Kwanhu ; HA, Seung-Hwan ; PARK, Chanik ; CHUNG, Sung Woo ; CHUNG, Eui-Young</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c486t-bf863f5f77998def5847b017388ee967c21c37800274a5c656f8af8e1aac71d93</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Applied sciences</topic><topic>Architecture</topic><topic>Attachment</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Disk drives</topic><topic>Disks</topic><topic>DRAM interface</topic><topic>Dynamic random access memory</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>NAND flash</topic><topic>North Bridge</topic><topic>Performance enhancement</topic><topic>Ports</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>SSD (Solid-State Disk)</topic><topic>Switching and signalling</topic><topic>Systems, networks and services of telecommunications</topic><topic>Telecommunications</topic><topic>Telecommunications and information theory</topic><topic>Transmission and modulation (techniques and equipments)</topic><topic>Workload</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>KIM, Dong</creatorcontrib><creatorcontrib>BANG, Kwanhu</creatorcontrib><creatorcontrib>HA, Seung-Hwan</creatorcontrib><creatorcontrib>PARK, Chanik</creatorcontrib><creatorcontrib>CHUNG, Sung Woo</creatorcontrib><creatorcontrib>CHUNG, Eui-Young</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEICE Transactions on Information and Systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>KIM, Dong</au><au>BANG, Kwanhu</au><au>HA, Seung-Hwan</au><au>PARK, Chanik</au><au>CHUNG, Sung Woo</au><au>CHUNG, Eui-Young</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs</atitle><jtitle>IEICE Transactions on Information and Systems</jtitle><addtitle>IEICE Trans. Inf. &amp; Syst.</addtitle><date>2009</date><risdate>2009</risdate><volume>E92.D</volume><issue>4</issue><spage>727</spage><epage>731</epage><pages>727-731</pages><issn>0916-8532</issn><issn>1745-1361</issn><eissn>1745-1361</eissn><abstract>We propose a Solid-State Disk (SSD) with a Double Data Rate (DDR) DRAM interface for high-performance PCs. Traditional SSDs simply inherit the interface protocol of Hard Disk Drives (HDD) such as Parallel Advanced Technology Attachment (PATA) or Serial-ATA (SATA) for maintaining the compatibility. However, SSD itself provides much higher performance than HDD, hence the interface also needs to be enhanced. Unlike the traditional SSDs, the proposed SSD with DDR DRAM interface is placed in the North Bridge which provides two or more DDR DRAM interface ports in high-performance PCs. The novelty of our work is on DQS signaling scheme which allows arbitrary Column Address Strobe (CAS) latency unlike typical DDR DRAM interface scheme. The experimental results show that the proposed SSD maximally outperforms the traditional SSD by 8.7 times in read mode, by 1.5 times in write mode. Also, for synthetic workloads, the proposed scheme shows performance improvement over the conventional architecture by a factor of 1.6 times.</abstract><cop>Oxford</cop><pub>The Institute of Electronics, Information and Communication Engineers</pub><doi>10.1587/transinf.E92.D.727</doi><tpages>5</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 0916-8532
ispartof IEICE Transactions on Information and Systems, 2009/04/01, Vol.E92.D(4), pp.727-731
issn 0916-8532
1745-1361
1745-1361
language eng
recordid cdi_proquest_miscellaneous_889418642
source EZB Electronic Journals Library; J-STAGE
subjects Applied sciences
Architecture
Attachment
Design. Technologies. Operation analysis. Testing
Disk drives
Disks
DRAM interface
Dynamic random access memory
Electronics
Exact sciences and technology
Integrated circuits
Integrated circuits by function (including memories and processors)
NAND flash
North Bridge
Performance enhancement
Ports
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
SSD (Solid-State Disk)
Switching and signalling
Systems, networks and services of telecommunications
Telecommunications
Telecommunications and information theory
Transmission and modulation (techniques and equipments)
Workload
title Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T18%3A02%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Solid-State%20Disk%20with%20Double%20Data%20Rate%20DRAM%20Interface%20for%20High-Performance%20PCs&rft.jtitle=IEICE%20Transactions%20on%20Information%20and%20Systems&rft.au=KIM,%20Dong&rft.date=2009&rft.volume=E92.D&rft.issue=4&rft.spage=727&rft.epage=731&rft.pages=727-731&rft.issn=0916-8532&rft.eissn=1745-1361&rft_id=info:doi/10.1587/transinf.E92.D.727&rft_dat=%3Cproquest_cross%3E889418642%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=889418642&rft_id=info:pmid/&rfr_iscdi=true