Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects
We propose a new path delay fault model called the transition path delay fault model. This model addresses the following issue. The path delay fault model captures small extra delays, such that each one by itself will not cause the circuit to fail, but their cumulative effect along a path from input...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on very large scale integration (VLSI) systems 2008-01, Vol.16 (1), p.98-107 |
---|---|
Hauptverfasser: | , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 107 |
---|---|
container_issue | 1 |
container_start_page | 98 |
container_title | IEEE transactions on very large scale integration (VLSI) systems |
container_volume | 16 |
creator | Pomeranz, I. Reddy, S.M. |
description | We propose a new path delay fault model called the transition path delay fault model. This model addresses the following issue. The path delay fault model captures small extra delays, such that each one by itself will not cause the circuit to fail, but their cumulative effect along a path from inputs to outputs can result in faulty behavior. However, non-robust tests for path delay faults may not detect situations where the cumulative effect of small extra delays is sufficient to cause faulty behavior after any number of extra delays are accumulated along a subpath. Under the new path delay fault model, a path delay fault is detected when all the single transition faults along the path are detected by the same test. This ensures that if the accumulation of small extra delays along a subpath is sufficient to cause faulty behavior, the faulty behavior will be detected due to the detection of a transition fault at the end of the subpath. We discuss the new model and present experimental results to demonstrate its viability as an alternative to the standard path delay fault model. We describe an efficient fault simulation procedure for this model. We also describe test generation procedures. An efficient test generation procedure we discuss combines tests for transition faults along the target paths in order to obtain tests that satisfy the requirements of the new model. |
doi_str_mv | 10.1109/TVLSI.2007.909796 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_880651969</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4374122</ieee_id><sourcerecordid>880651969</sourcerecordid><originalsourceid>FETCH-LOGICAL-c451t-ce4bbc18f2cc8142caff2ae02fb0b77d804c555de08f97781ead76a79b93ec4c3</originalsourceid><addsrcrecordid>eNp9kU1r3DAQhk1JoPnoDyi5iECakzczsmxJuS1J8wGbtpBtTwEhy6PWQWunkpeSfx9vd0kggcxlBt5nhpl5s-wzwgQR9Mn81-z2esIB5ESDlrr6kO1gWcpcj7E11lAVueIIH7PdlO4BUAgNO9ndPNoutUPbd-yHHf6wcwr2kV3YZRjSKZuyb_TvjcBu-oYC831ktwsbArNdw2Y2_qYNdU6e3JD2s21vQ6JPm7yX_bz4Oj-7ymffL6_PprPciRKH3JGoa4fKc-cUCu6s99wScF9DLWWjQLiyLBsC5bWUCsk2srJS17ogJ1yxlx2v5z7E_u-S0mAWbXIUgu2oXyajFFQl6kqP5Jd3yUJIRFVVI3j4Crzvl7EbrzAaeQGKV8UI4RpysU8pkjcPsV3Y-GgQzMoW898Ws7LFrG0Ze442g21yNvjx_a5NL41alxLVatODNdcS0bMsCimQ8-IJr7KUvA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>912308263</pqid></control><display><type>article</type><title>Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects</title><source>IEEE Electronic Library (IEL)</source><creator>Pomeranz, I. ; Reddy, S.M.</creator><creatorcontrib>Pomeranz, I. ; Reddy, S.M.</creatorcontrib><description>We propose a new path delay fault model called the transition path delay fault model. This model addresses the following issue. The path delay fault model captures small extra delays, such that each one by itself will not cause the circuit to fail, but their cumulative effect along a path from inputs to outputs can result in faulty behavior. However, non-robust tests for path delay faults may not detect situations where the cumulative effect of small extra delays is sufficient to cause faulty behavior after any number of extra delays are accumulated along a subpath. Under the new path delay fault model, a path delay fault is detected when all the single transition faults along the path are detected by the same test. This ensures that if the accumulation of small extra delays along a subpath is sufficient to cause faulty behavior, the faulty behavior will be detected due to the detection of a transition fault at the end of the subpath. We discuss the new model and present experimental results to demonstrate its viability as an alternative to the standard path delay fault model. We describe an efficient fault simulation procedure for this model. We also describe test generation procedures. An efficient test generation procedure we discuss combines tests for transition faults along the target paths in order to obtain tests that satisfy the requirements of the new model.</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/TVLSI.2007.909796</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>Piscataway, NJ: IEEE</publisher><subject>Applied sciences ; Circuit analysis ; Circuit faults ; Circuit simulation ; Circuit testing ; Circuits ; Cities and towns ; Computer simulation ; Delay ; Delay defects ; Delay effects ; Delay lines ; Design. Technologies. Operation analysis. Testing ; Electrical fault detection ; Electronics ; Exact sciences and technology ; Fault detection ; fault simulation ; Faults ; Integrated circuits ; Mathematical models ; path delay faults ; Robustness ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Studies ; test generation ; transition faults ; Very large scale integration</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 2008-01, Vol.16 (1), p.98-107</ispartof><rights>2008 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2008</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c451t-ce4bbc18f2cc8142caff2ae02fb0b77d804c555de08f97781ead76a79b93ec4c3</citedby><cites>FETCH-LOGICAL-c451t-ce4bbc18f2cc8142caff2ae02fb0b77d804c555de08f97781ead76a79b93ec4c3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4374122$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,4010,27900,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4374122$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=19957189$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Pomeranz, I.</creatorcontrib><creatorcontrib>Reddy, S.M.</creatorcontrib><title>Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>We propose a new path delay fault model called the transition path delay fault model. This model addresses the following issue. The path delay fault model captures small extra delays, such that each one by itself will not cause the circuit to fail, but their cumulative effect along a path from inputs to outputs can result in faulty behavior. However, non-robust tests for path delay faults may not detect situations where the cumulative effect of small extra delays is sufficient to cause faulty behavior after any number of extra delays are accumulated along a subpath. Under the new path delay fault model, a path delay fault is detected when all the single transition faults along the path are detected by the same test. This ensures that if the accumulation of small extra delays along a subpath is sufficient to cause faulty behavior, the faulty behavior will be detected due to the detection of a transition fault at the end of the subpath. We discuss the new model and present experimental results to demonstrate its viability as an alternative to the standard path delay fault model. We describe an efficient fault simulation procedure for this model. We also describe test generation procedures. An efficient test generation procedure we discuss combines tests for transition faults along the target paths in order to obtain tests that satisfy the requirements of the new model.</description><subject>Applied sciences</subject><subject>Circuit analysis</subject><subject>Circuit faults</subject><subject>Circuit simulation</subject><subject>Circuit testing</subject><subject>Circuits</subject><subject>Cities and towns</subject><subject>Computer simulation</subject><subject>Delay</subject><subject>Delay defects</subject><subject>Delay effects</subject><subject>Delay lines</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electrical fault detection</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Fault detection</subject><subject>fault simulation</subject><subject>Faults</subject><subject>Integrated circuits</subject><subject>Mathematical models</subject><subject>path delay faults</subject><subject>Robustness</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Studies</subject><subject>test generation</subject><subject>transition faults</subject><subject>Very large scale integration</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNp9kU1r3DAQhk1JoPnoDyi5iECakzczsmxJuS1J8wGbtpBtTwEhy6PWQWunkpeSfx9vd0kggcxlBt5nhpl5s-wzwgQR9Mn81-z2esIB5ESDlrr6kO1gWcpcj7E11lAVueIIH7PdlO4BUAgNO9ndPNoutUPbd-yHHf6wcwr2kV3YZRjSKZuyb_TvjcBu-oYC831ktwsbArNdw2Y2_qYNdU6e3JD2s21vQ6JPm7yX_bz4Oj-7ymffL6_PprPciRKH3JGoa4fKc-cUCu6s99wScF9DLWWjQLiyLBsC5bWUCsk2srJS17ogJ1yxlx2v5z7E_u-S0mAWbXIUgu2oXyajFFQl6kqP5Jd3yUJIRFVVI3j4Crzvl7EbrzAaeQGKV8UI4RpysU8pkjcPsV3Y-GgQzMoW898Ws7LFrG0Ze442g21yNvjx_a5NL41alxLVatODNdcS0bMsCimQ8-IJr7KUvA</recordid><startdate>200801</startdate><enddate>200801</enddate><creator>Pomeranz, I.</creator><creator>Reddy, S.M.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>200801</creationdate><title>Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects</title><author>Pomeranz, I. ; Reddy, S.M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c451t-ce4bbc18f2cc8142caff2ae02fb0b77d804c555de08f97781ead76a79b93ec4c3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Applied sciences</topic><topic>Circuit analysis</topic><topic>Circuit faults</topic><topic>Circuit simulation</topic><topic>Circuit testing</topic><topic>Circuits</topic><topic>Cities and towns</topic><topic>Computer simulation</topic><topic>Delay</topic><topic>Delay defects</topic><topic>Delay effects</topic><topic>Delay lines</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electrical fault detection</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Fault detection</topic><topic>fault simulation</topic><topic>Faults</topic><topic>Integrated circuits</topic><topic>Mathematical models</topic><topic>path delay faults</topic><topic>Robustness</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Studies</topic><topic>test generation</topic><topic>transition faults</topic><topic>Very large scale integration</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Pomeranz, I.</creatorcontrib><creatorcontrib>Reddy, S.M.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pomeranz, I.</au><au>Reddy, S.M.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>2008-01</date><risdate>2008</risdate><volume>16</volume><issue>1</issue><spage>98</spage><epage>107</epage><pages>98-107</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>We propose a new path delay fault model called the transition path delay fault model. This model addresses the following issue. The path delay fault model captures small extra delays, such that each one by itself will not cause the circuit to fail, but their cumulative effect along a path from inputs to outputs can result in faulty behavior. However, non-robust tests for path delay faults may not detect situations where the cumulative effect of small extra delays is sufficient to cause faulty behavior after any number of extra delays are accumulated along a subpath. Under the new path delay fault model, a path delay fault is detected when all the single transition faults along the path are detected by the same test. This ensures that if the accumulation of small extra delays along a subpath is sufficient to cause faulty behavior, the faulty behavior will be detected due to the detection of a transition fault at the end of the subpath. We discuss the new model and present experimental results to demonstrate its viability as an alternative to the standard path delay fault model. We describe an efficient fault simulation procedure for this model. We also describe test generation procedures. An efficient test generation procedure we discuss combines tests for transition faults along the target paths in order to obtain tests that satisfy the requirements of the new model.</abstract><cop>Piscataway, NJ</cop><pub>IEEE</pub><doi>10.1109/TVLSI.2007.909796</doi><tpages>10</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1063-8210 |
ispartof | IEEE transactions on very large scale integration (VLSI) systems, 2008-01, Vol.16 (1), p.98-107 |
issn | 1063-8210 1557-9999 |
language | eng |
recordid | cdi_proquest_miscellaneous_880651969 |
source | IEEE Electronic Library (IEL) |
subjects | Applied sciences Circuit analysis Circuit faults Circuit simulation Circuit testing Circuits Cities and towns Computer simulation Delay Delay defects Delay effects Delay lines Design. Technologies. Operation analysis. Testing Electrical fault detection Electronics Exact sciences and technology Fault detection fault simulation Faults Integrated circuits Mathematical models path delay faults Robustness Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Studies test generation transition faults Very large scale integration |
title | Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-18T21%3A04%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Transition%20Path%20Delay%20Faults:%20A%20New%20Path%20Delay%20Fault%20Model%20for%20Small%20and%20Large%20Delay%20Defects&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Pomeranz,%20I.&rft.date=2008-01&rft.volume=16&rft.issue=1&rft.spage=98&rft.epage=107&rft.pages=98-107&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/TVLSI.2007.909796&rft_dat=%3Cproquest_RIE%3E880651969%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=912308263&rft_id=info:pmid/&rft_ieee_id=4374122&rfr_iscdi=true |