Implementing Synchronous Models on Loosely Time Triggered Architectures

Synchronous systems offer a clean semantics and an easy verification path at the expense of often inefficient implementations. Capturing design specifications as synchronous models and then implementing the specifications in a less restrictive platform allow to address a much larger design space. Th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on computers 2008-10, Vol.57 (10), p.1300-1314
Hauptverfasser: Tripakis, S., Pinello, C., Benveniste, A., Sangiovanni-Vincent, A., Caspi, P., Di Natale, M.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1314
container_issue 10
container_start_page 1300
container_title IEEE transactions on computers
container_volume 57
creator Tripakis, S.
Pinello, C.
Benveniste, A.
Sangiovanni-Vincent, A.
Caspi, P.
Di Natale, M.
description Synchronous systems offer a clean semantics and an easy verification path at the expense of often inefficient implementations. Capturing design specifications as synchronous models and then implementing the specifications in a less restrictive platform allow to address a much larger design space. The key issue in this approach is maintaining semantic equivalence between the synchronous model and its implementation. We address this problem by showing how to map a synchronous model onto a loosely time-triggered architecture that is fairly straightforward to implement as it does not require global synchronization or blocking communication. We show how to maintain semantic equivalence between specification and implementation using an intermediate model (similar to a Kahn process network but with finite queues) that helps in defining the transformation. Performance of the semantic preserving implementation is studied for the general case as well as for a few special cases.
doi_str_mv 10.1109/TC.2008.81
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_875041661</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4527205</ieee_id><sourcerecordid>875041661</sourcerecordid><originalsourceid>FETCH-LOGICAL-c342t-fff2bbff27b6d56469a6d6e6e5d644845ee23b3126ca69976c4f5ddade8e51153</originalsourceid><addsrcrecordid>eNqF0E1Lw0AQBuBFFKzVi1cvwYsgpO7nJHssQWuh4sF4XvIxaVOSbN1NDv33JlQ8ePEyc3l4mXkJuWV0wRjVT2my4JTGi5idkRlTKgq1VnBOZpSyONRC0kty5f2eUgqc6hlZrdtDgy12fd1tg49jV-yc7ezggzdbYuMD2wUbaz02xyCtWwxSV2-36LAMlq7Y1T0W_eDQX5OLKms83vzsOfl8eU6T13Dzvlony01YCMn7sKoqnufjiHIoFUjQGZSAgKoEKWOpELnIBeNQZKB1BIWsVFlmJcaoGFNiTh5OuQdnvwb0vWlrX2DTZB2OVxtNBQhOI_2vjCNFJQNgo7z_I_d2cN34homBKxACprjHEyqc9d5hZQ6ubjN3NIyaqXuTJmbq3sRT4t0J14j4C6XiEadKfAN_AH7q</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>862563369</pqid></control><display><type>article</type><title>Implementing Synchronous Models on Loosely Time Triggered Architectures</title><source>IEEE Electronic Library (IEL)</source><creator>Tripakis, S. ; Pinello, C. ; Benveniste, A. ; Sangiovanni-Vincent, A. ; Caspi, P. ; Di Natale, M.</creator><creatorcontrib>Tripakis, S. ; Pinello, C. ; Benveniste, A. ; Sangiovanni-Vincent, A. ; Caspi, P. ; Di Natale, M.</creatorcontrib><description>Synchronous systems offer a clean semantics and an easy verification path at the expense of often inefficient implementations. Capturing design specifications as synchronous models and then implementing the specifications in a less restrictive platform allow to address a much larger design space. The key issue in this approach is maintaining semantic equivalence between the synchronous model and its implementation. We address this problem by showing how to map a synchronous model onto a loosely time-triggered architecture that is fairly straightforward to implement as it does not require global synchronization or blocking communication. We show how to maintain semantic equivalence between specification and implementation using an intermediate model (similar to a Kahn process network but with finite queues) that helps in defining the transformation. Performance of the semantic preserving implementation is studied for the general case as well as for a few special cases.</description><identifier>ISSN: 0018-9340</identifier><identifier>EISSN: 1557-9956</identifier><identifier>DOI: 10.1109/TC.2008.81</identifier><identifier>CODEN: ITCOB4</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Design engineering ; integration and modeling ; Mathematical analysis ; Mathematical models ; Models of Computation ; Real-time systems and embedded systems ; Semantics ; Specifications ; Synchronization ; Synchronous ; System architectures ; Transformations</subject><ispartof>IEEE transactions on computers, 2008-10, Vol.57 (10), p.1300-1314</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2008</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c342t-fff2bbff27b6d56469a6d6e6e5d644845ee23b3126ca69976c4f5ddade8e51153</citedby><cites>FETCH-LOGICAL-c342t-fff2bbff27b6d56469a6d6e6e5d644845ee23b3126ca69976c4f5ddade8e51153</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4527205$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27903,27904,54736</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4527205$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Tripakis, S.</creatorcontrib><creatorcontrib>Pinello, C.</creatorcontrib><creatorcontrib>Benveniste, A.</creatorcontrib><creatorcontrib>Sangiovanni-Vincent, A.</creatorcontrib><creatorcontrib>Caspi, P.</creatorcontrib><creatorcontrib>Di Natale, M.</creatorcontrib><title>Implementing Synchronous Models on Loosely Time Triggered Architectures</title><title>IEEE transactions on computers</title><addtitle>TC</addtitle><description>Synchronous systems offer a clean semantics and an easy verification path at the expense of often inefficient implementations. Capturing design specifications as synchronous models and then implementing the specifications in a less restrictive platform allow to address a much larger design space. The key issue in this approach is maintaining semantic equivalence between the synchronous model and its implementation. We address this problem by showing how to map a synchronous model onto a loosely time-triggered architecture that is fairly straightforward to implement as it does not require global synchronization or blocking communication. We show how to maintain semantic equivalence between specification and implementation using an intermediate model (similar to a Kahn process network but with finite queues) that helps in defining the transformation. Performance of the semantic preserving implementation is studied for the general case as well as for a few special cases.</description><subject>Design engineering</subject><subject>integration and modeling</subject><subject>Mathematical analysis</subject><subject>Mathematical models</subject><subject>Models of Computation</subject><subject>Real-time systems and embedded systems</subject><subject>Semantics</subject><subject>Specifications</subject><subject>Synchronization</subject><subject>Synchronous</subject><subject>System architectures</subject><subject>Transformations</subject><issn>0018-9340</issn><issn>1557-9956</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqF0E1Lw0AQBuBFFKzVi1cvwYsgpO7nJHssQWuh4sF4XvIxaVOSbN1NDv33JlQ8ePEyc3l4mXkJuWV0wRjVT2my4JTGi5idkRlTKgq1VnBOZpSyONRC0kty5f2eUgqc6hlZrdtDgy12fd1tg49jV-yc7ezggzdbYuMD2wUbaz02xyCtWwxSV2-36LAMlq7Y1T0W_eDQX5OLKms83vzsOfl8eU6T13Dzvlony01YCMn7sKoqnufjiHIoFUjQGZSAgKoEKWOpELnIBeNQZKB1BIWsVFlmJcaoGFNiTh5OuQdnvwb0vWlrX2DTZB2OVxtNBQhOI_2vjCNFJQNgo7z_I_d2cN34homBKxACprjHEyqc9d5hZQ6ubjN3NIyaqXuTJmbq3sRT4t0J14j4C6XiEadKfAN_AH7q</recordid><startdate>20081001</startdate><enddate>20081001</enddate><creator>Tripakis, S.</creator><creator>Pinello, C.</creator><creator>Benveniste, A.</creator><creator>Sangiovanni-Vincent, A.</creator><creator>Caspi, P.</creator><creator>Di Natale, M.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20081001</creationdate><title>Implementing Synchronous Models on Loosely Time Triggered Architectures</title><author>Tripakis, S. ; Pinello, C. ; Benveniste, A. ; Sangiovanni-Vincent, A. ; Caspi, P. ; Di Natale, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c342t-fff2bbff27b6d56469a6d6e6e5d644845ee23b3126ca69976c4f5ddade8e51153</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Design engineering</topic><topic>integration and modeling</topic><topic>Mathematical analysis</topic><topic>Mathematical models</topic><topic>Models of Computation</topic><topic>Real-time systems and embedded systems</topic><topic>Semantics</topic><topic>Specifications</topic><topic>Synchronization</topic><topic>Synchronous</topic><topic>System architectures</topic><topic>Transformations</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Tripakis, S.</creatorcontrib><creatorcontrib>Pinello, C.</creatorcontrib><creatorcontrib>Benveniste, A.</creatorcontrib><creatorcontrib>Sangiovanni-Vincent, A.</creatorcontrib><creatorcontrib>Caspi, P.</creatorcontrib><creatorcontrib>Di Natale, M.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tripakis, S.</au><au>Pinello, C.</au><au>Benveniste, A.</au><au>Sangiovanni-Vincent, A.</au><au>Caspi, P.</au><au>Di Natale, M.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Implementing Synchronous Models on Loosely Time Triggered Architectures</atitle><jtitle>IEEE transactions on computers</jtitle><stitle>TC</stitle><date>2008-10-01</date><risdate>2008</risdate><volume>57</volume><issue>10</issue><spage>1300</spage><epage>1314</epage><pages>1300-1314</pages><issn>0018-9340</issn><eissn>1557-9956</eissn><coden>ITCOB4</coden><abstract>Synchronous systems offer a clean semantics and an easy verification path at the expense of often inefficient implementations. Capturing design specifications as synchronous models and then implementing the specifications in a less restrictive platform allow to address a much larger design space. The key issue in this approach is maintaining semantic equivalence between the synchronous model and its implementation. We address this problem by showing how to map a synchronous model onto a loosely time-triggered architecture that is fairly straightforward to implement as it does not require global synchronization or blocking communication. We show how to maintain semantic equivalence between specification and implementation using an intermediate model (similar to a Kahn process network but with finite queues) that helps in defining the transformation. Performance of the semantic preserving implementation is studied for the general case as well as for a few special cases.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TC.2008.81</doi><tpages>15</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9340
ispartof IEEE transactions on computers, 2008-10, Vol.57 (10), p.1300-1314
issn 0018-9340
1557-9956
language eng
recordid cdi_proquest_miscellaneous_875041661
source IEEE Electronic Library (IEL)
subjects Design engineering
integration and modeling
Mathematical analysis
Mathematical models
Models of Computation
Real-time systems and embedded systems
Semantics
Specifications
Synchronization
Synchronous
System architectures
Transformations
title Implementing Synchronous Models on Loosely Time Triggered Architectures
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T15%3A44%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Implementing%20Synchronous%20Models%20on%20Loosely%20Time%20Triggered%20Architectures&rft.jtitle=IEEE%20transactions%20on%20computers&rft.au=Tripakis,%20S.&rft.date=2008-10-01&rft.volume=57&rft.issue=10&rft.spage=1300&rft.epage=1314&rft.pages=1300-1314&rft.issn=0018-9340&rft.eissn=1557-9956&rft.coden=ITCOB4&rft_id=info:doi/10.1109/TC.2008.81&rft_dat=%3Cproquest_RIE%3E875041661%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=862563369&rft_id=info:pmid/&rft_ieee_id=4527205&rfr_iscdi=true