An Embedded 65 nm CMOS Baseband IQ 48 MHza1 GHz Dual Tuner for DOCSIS 3.0

An embedded CMOS digital dual tuner for DOCSIS 3.0 and set-top box applications is presented. The dual tuner down-converts a total of ten 6 MHz Annex B channels or eight 8 ~ MHz Annex A channels, for a maximum data rate of 320 Mb/s in Annex B and 400 Mb/s in Annex A mode. The dual tuner exceeds all...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE journal of solid-state circuits 2009-01, Vol.44 (12)
Hauptverfasser: Gatta, F, Gomez, R, Shin, Y J, Hayashi, T, Zou, H, Chang, JYC, Dauphinee, L, Xiao, J, Chang, DS-H, Chih, T-H, Brandolini, M, Koh, D, Hung, BJ-J, Wu, T, Introini, M, Cusmai, G, Zencir, E, Singor, F, Eberhart, H, Tan, L K, Currivan, B, He, L, Cangiane, P, Vorenkamp, P
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An embedded CMOS digital dual tuner for DOCSIS 3.0 and set-top box applications is presented. The dual tuner down-converts a total of ten 6 MHz Annex B channels or eight 8 ~ MHz Annex A channels, for a maximum data rate of 320 Mb/s in Annex B and 400 Mb/s in Annex A mode. The dual tuner exceeds all the stringent SCTE 40 specifications over the 48-1004 ~ MHz bandwidth, without using any external components or SAW filters. Enabling technologies are a harmonic rejection front-end, a low-noise high-frequency resolution phase-locked loop (PLL) and digital image rejection. To our knowledge this is the first reported multi-channel Broadband Tuner embedded in a DOCSIS ~ 3.0 System on a Chip implemented in a 65 nm pure digital CMOS technology.
ISSN:0018-9200
DOI:10.1109/JSSC.2009.2032497