Simultaneous Switching Noise Analysis for High-Speed Interface

This paper describes the modeling and the analysis methodology to evaluate Simultaneous Switching Noise (SSN) for the combined system of the package with the 4-layer Printed Circuit Board (PCB), which the 64 Simultaneous Switching Outputs (SSOs) were included using a simple IBIS model. Simulation re...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	IEICE Transactions on Electronics 2009/04/01, Vol.E92.C(4), pp.460-467
Hauptverfasser:	TAKAHASHI, Narimasa, KAGAWA, Kenji, HONDA, Yutaka, TAKAHASHI, Yo
Format:	Artikel
Sprache:	eng
Schlagworte:	Buses (vehicles) Circuit boards DDR Electronics Mathematical models Noise Packages power integrity Printed circuits signal integrity SSN Switching
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!