Fast Switching with SiC VJFETs - Influence of the Device Topology
Since SiC VJFETs are believed to offer extremely fast turn on and turn off processes it is important to understand how these transients are tailored by the layout. Regarding the basic layouts two main topologies are under investigation today – structures with the well known SIT layout with purely ve...
Gespeichert in:
| Veröffentlicht in: | Materials science forum 2010-01, Vol.645-648, p.933-936 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | eng |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 936 |
|---|---|
| container_issue | |
| container_start_page | 933 |
| container_title | Materials science forum |
| container_volume | 645-648 |
| creator | Biela, Jürgen Friedrichs, Peter Elpelt, Rudolf |
| description | Since SiC VJFETs are believed to offer extremely fast turn on and turn off processes it is important to understand how these transients are tailored by the layout. Regarding the basic layouts two main topologies are under investigation today – structures with the well known SIT layout with purely vertical current flow and lateral vertical concepts where the current flow through the channel is in lateral direction and the vertical current flow takes place in the drift region only. In this paper we will focus on differences in the electric characteristics of both structures and the relation of the dynamic behavior to the topology and the layout of the switches. For the analysis, 1200V VJFETs based on the two basic topologies were manufactured having approximately the same total and active device area. It turns out that the SIT switches under investigation suffer from a high internal gate resistance in the p-doped layers and a relatively high gate drain capacitance. |
| doi_str_mv | 10.4028/www.scientific.net/MSF.645-648.933 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_743675285</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>743675285</sourcerecordid><originalsourceid>FETCH-LOGICAL-c372t-4fc9d4472fdb76fa99ca621a4c4e6d13959ec92672e4d21b4c7a34847ca20ad43</originalsourceid><addsrcrecordid>eNqVkF1LwzAUhoMoOKf_IXeC0K75aNJezul0MvFi09uQpcma0aWzSS3790YmeO3F4ZwD5zzwPgDcoSylGS4mwzCkXlntgjVWpU6HyetqnjKaJ4wWaUnIGRghxnBS8hyfg1GG8zzJKWeX4Mr7XZYRVCA2AtO59AGuBhtUbd0WxqGGKzuDHy_zx7WHCVw40_TaKQ1bA0Ot4YP-snFbt4e2abfHa3BhZOP1zW8fg_f4OXtOlm9Pi9l0mSjCcUioUWVFKcem2nBmZFkqyTCSVFHNKkTKvNSqxIxjTSuMNlRxSWhBuZI4kxUlY3B74h669rPXPoi99Uo3jXS67b3glLCYtcjj5f3pUnWt95024tDZveyOAmXiR5-I-sSfPhH1iahPRH2xChH1RcjDCRI66XzQqha7tu9cjPgfzDcMM4IX</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>743675285</pqid></control><display><type>article</type><title>Fast Switching with SiC VJFETs - Influence of the Device Topology</title><source>Scientific.net Journals</source><creator>Biela, Jürgen ; Friedrichs, Peter ; Elpelt, Rudolf</creator><creatorcontrib>Biela, Jürgen ; Friedrichs, Peter ; Elpelt, Rudolf</creatorcontrib><description>Since SiC VJFETs are believed to offer extremely fast turn on and turn off processes it is important to understand how these transients are tailored by the layout. Regarding the basic layouts two main topologies are under investigation today – structures with the well known SIT layout with purely vertical current flow and lateral vertical concepts where the current flow through the channel is in lateral direction and the vertical current flow takes place in the drift region only. In this paper we will focus on differences in the electric characteristics of both structures and the relation of the dynamic behavior to the topology and the layout of the switches. For the analysis, 1200V VJFETs based on the two basic topologies were manufactured having approximately the same total and active device area. It turns out that the SIT switches under investigation suffer from a high internal gate resistance in the p-doped layers and a relatively high gate drain capacitance.</description><identifier>ISSN: 0255-5476</identifier><identifier>ISSN: 1662-9752</identifier><identifier>EISSN: 1662-9752</identifier><identifier>DOI: 10.4028/www.scientific.net/MSF.645-648.933</identifier><language>eng</language><publisher>Trans Tech Publications Ltd</publisher><ispartof>Materials science forum, 2010-01, Vol.645-648, p.933-936</ispartof><rights>2010 Trans Tech Publications Ltd</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c372t-4fc9d4472fdb76fa99ca621a4c4e6d13959ec92672e4d21b4c7a34847ca20ad43</citedby><cites>FETCH-LOGICAL-c372t-4fc9d4472fdb76fa99ca621a4c4e6d13959ec92672e4d21b4c7a34847ca20ad43</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttps://www.scientific.net/Image/TitleCover/907?width=600</thumbnail><link.rule.ids>314,777,781,27905,27906</link.rule.ids></links><search><creatorcontrib>Biela, Jürgen</creatorcontrib><creatorcontrib>Friedrichs, Peter</creatorcontrib><creatorcontrib>Elpelt, Rudolf</creatorcontrib><title>Fast Switching with SiC VJFETs - Influence of the Device Topology</title><title>Materials science forum</title><description>Since SiC VJFETs are believed to offer extremely fast turn on and turn off processes it is important to understand how these transients are tailored by the layout. Regarding the basic layouts two main topologies are under investigation today – structures with the well known SIT layout with purely vertical current flow and lateral vertical concepts where the current flow through the channel is in lateral direction and the vertical current flow takes place in the drift region only. In this paper we will focus on differences in the electric characteristics of both structures and the relation of the dynamic behavior to the topology and the layout of the switches. For the analysis, 1200V VJFETs based on the two basic topologies were manufactured having approximately the same total and active device area. It turns out that the SIT switches under investigation suffer from a high internal gate resistance in the p-doped layers and a relatively high gate drain capacitance.</description><issn>0255-5476</issn><issn>1662-9752</issn><issn>1662-9752</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2010</creationdate><recordtype>article</recordtype><recordid>eNqVkF1LwzAUhoMoOKf_IXeC0K75aNJezul0MvFi09uQpcma0aWzSS3790YmeO3F4ZwD5zzwPgDcoSylGS4mwzCkXlntgjVWpU6HyetqnjKaJ4wWaUnIGRghxnBS8hyfg1GG8zzJKWeX4Mr7XZYRVCA2AtO59AGuBhtUbd0WxqGGKzuDHy_zx7WHCVw40_TaKQ1bA0Ot4YP-snFbt4e2abfHa3BhZOP1zW8fg_f4OXtOlm9Pi9l0mSjCcUioUWVFKcem2nBmZFkqyTCSVFHNKkTKvNSqxIxjTSuMNlRxSWhBuZI4kxUlY3B74h669rPXPoi99Uo3jXS67b3glLCYtcjj5f3pUnWt95024tDZveyOAmXiR5-I-sSfPhH1iahPRH2xChH1RcjDCRI66XzQqha7tu9cjPgfzDcMM4IX</recordid><startdate>20100101</startdate><enddate>20100101</enddate><creator>Biela, Jürgen</creator><creator>Friedrichs, Peter</creator><creator>Elpelt, Rudolf</creator><general>Trans Tech Publications Ltd</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SR</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope></search><sort><creationdate>20100101</creationdate><title>Fast Switching with SiC VJFETs - Influence of the Device Topology</title><author>Biela, Jürgen ; Friedrichs, Peter ; Elpelt, Rudolf</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c372t-4fc9d4472fdb76fa99ca621a4c4e6d13959ec92672e4d21b4c7a34847ca20ad43</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Biela, Jürgen</creatorcontrib><creatorcontrib>Friedrichs, Peter</creatorcontrib><creatorcontrib>Elpelt, Rudolf</creatorcontrib><collection>CrossRef</collection><collection>Engineered Materials Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><jtitle>Materials science forum</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Biela, Jürgen</au><au>Friedrichs, Peter</au><au>Elpelt, Rudolf</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Fast Switching with SiC VJFETs - Influence of the Device Topology</atitle><jtitle>Materials science forum</jtitle><date>2010-01-01</date><risdate>2010</risdate><volume>645-648</volume><spage>933</spage><epage>936</epage><pages>933-936</pages><issn>0255-5476</issn><issn>1662-9752</issn><eissn>1662-9752</eissn><abstract>Since SiC VJFETs are believed to offer extremely fast turn on and turn off processes it is important to understand how these transients are tailored by the layout. Regarding the basic layouts two main topologies are under investigation today – structures with the well known SIT layout with purely vertical current flow and lateral vertical concepts where the current flow through the channel is in lateral direction and the vertical current flow takes place in the drift region only. In this paper we will focus on differences in the electric characteristics of both structures and the relation of the dynamic behavior to the topology and the layout of the switches. For the analysis, 1200V VJFETs based on the two basic topologies were manufactured having approximately the same total and active device area. It turns out that the SIT switches under investigation suffer from a high internal gate resistance in the p-doped layers and a relatively high gate drain capacitance.</abstract><pub>Trans Tech Publications Ltd</pub><doi>10.4028/www.scientific.net/MSF.645-648.933</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0255-5476 |
| ispartof | Materials science forum, 2010-01, Vol.645-648, p.933-936 |
| issn | 0255-5476 1662-9752 1662-9752 |
| language | eng |
| recordid | cdi_proquest_miscellaneous_743675285 |
| source | Scientific.net Journals |
| title | Fast Switching with SiC VJFETs - Influence of the Device Topology |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T20%3A20%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Fast%20Switching%20with%20SiC%20VJFETs%20-%20Influence%20of%20the%20Device%20Topology&rft.jtitle=Materials%20science%20forum&rft.au=Biela,%20J%C3%BCrgen&rft.date=2010-01-01&rft.volume=645-648&rft.spage=933&rft.epage=936&rft.pages=933-936&rft.issn=0255-5476&rft.eissn=1662-9752&rft_id=info:doi/10.4028/www.scientific.net/MSF.645-648.933&rft_dat=%3Cproquest_cross%3E743675285%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=743675285&rft_id=info:pmid/&rfr_iscdi=true |