A Design Verification of the Parallel Pipelined Image Processings

A Design Verification of the Parallel Pipelined Image Processings

This paper presents a case study of the design and verification of a parallel and pipe-lined image processing unit based on an extended Petri net, which is called a Logical Colored Petri net (LCPN). This is suitable for Flexible-Manufacturing System (FMS) modeling and discussion of structural proper...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Wasaki, Katsumi, Harai, Toshiaki
Format: Tagungsbericht
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 203
container_issue
container_start_page 200
container_title
container_volume 1060
creator Wasaki, Katsumi
Harai, Toshiaki
description This paper presents a case study of the design and verification of a parallel and pipe-lined image processing unit based on an extended Petri net, which is called a Logical Colored Petri net (LCPN). This is suitable for Flexible-Manufacturing System (FMS) modeling and discussion of structural properties. LCPN is another family of colored place/transition-net(CPN) with the addition of the following features: integer value assignment of marks, representation of firing conditions as marks' value based formulae, and coupling of output procedures with transition firing. Therefore, to study the behavior of a system modeled with this net, we provide a means of searching the reachability tree for markings.
doi_str_mv 10.1063/1.3037053
format Conference Proceeding
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_35353428</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>35353428</sourcerecordid><originalsourceid>FETCH-LOGICAL-p186t-8312fc0f33448a0d1576d3d709052128fce1ec05d37295b14c7ac336c568d1873</originalsourceid><addsrcrecordid>eNotjr1OwzAURi0BEm1h4A08saVc-9qxM0blr1IlOgBiq4x9E4zcJMTp-xMJ9A1nONLRx9iNgLWAEu_EGgENaDxjSzCoFegK9DlbAFSqkAo_Ltky528AWRljF6yu-T3l2Hb8ncbYRO-m2He8b_j0RXzvRpcSJb6PA6XYUeDbo2tnMfaeco5dm6_YReNSput_rtjb48Pr5rnYvTxtN_WuGIQtp8KikI2HBlEp6yAIbcqAwcD8TwppG0-CPOiARlb6UyhvnEcsvS5tENbgit3-dYex_zlRng7HmD2l5DrqT_mAep6SFn8BJKdKbQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>35353428</pqid></control><display><type>conference_proceeding</type><title>A Design Verification of the Parallel Pipelined Image Processings</title><source>AIP Journals Complete</source><creator>Wasaki, Katsumi ; Harai, Toshiaki</creator><creatorcontrib>Wasaki, Katsumi ; Harai, Toshiaki</creatorcontrib><description>This paper presents a case study of the design and verification of a parallel and pipe-lined image processing unit based on an extended Petri net, which is called a Logical Colored Petri net (LCPN). This is suitable for Flexible-Manufacturing System (FMS) modeling and discussion of structural properties. LCPN is another family of colored place/transition-net(CPN) with the addition of the following features: integer value assignment of marks, representation of firing conditions as marks' value based formulae, and coupling of output procedures with transition firing. Therefore, to study the behavior of a system modeled with this net, we provide a means of searching the reachability tree for markings.</description><identifier>ISSN: 0094-243X</identifier><identifier>ISBN: 0735405905</identifier><identifier>ISBN: 9780735405905</identifier><identifier>DOI: 10.1063/1.3037053</identifier><language>eng</language><ispartof>International Electronic Conference on Computer Science (AIP Conference Proceedings Volume 1060), 2008, Vol.1060, p.200-203</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>315,781,785,27929,27930</link.rule.ids></links><search><creatorcontrib>Wasaki, Katsumi</creatorcontrib><creatorcontrib>Harai, Toshiaki</creatorcontrib><title>A Design Verification of the Parallel Pipelined Image Processings</title><title>International Electronic Conference on Computer Science (AIP Conference Proceedings Volume 1060)</title><description>This paper presents a case study of the design and verification of a parallel and pipe-lined image processing unit based on an extended Petri net, which is called a Logical Colored Petri net (LCPN). This is suitable for Flexible-Manufacturing System (FMS) modeling and discussion of structural properties. LCPN is another family of colored place/transition-net(CPN) with the addition of the following features: integer value assignment of marks, representation of firing conditions as marks' value based formulae, and coupling of output procedures with transition firing. Therefore, to study the behavior of a system modeled with this net, we provide a means of searching the reachability tree for markings.</description><issn>0094-243X</issn><isbn>0735405905</isbn><isbn>9780735405905</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNotjr1OwzAURi0BEm1h4A08saVc-9qxM0blr1IlOgBiq4x9E4zcJMTp-xMJ9A1nONLRx9iNgLWAEu_EGgENaDxjSzCoFegK9DlbAFSqkAo_Ltky528AWRljF6yu-T3l2Hb8ncbYRO-m2He8b_j0RXzvRpcSJb6PA6XYUeDbo2tnMfaeco5dm6_YReNSput_rtjb48Pr5rnYvTxtN_WuGIQtp8KikI2HBlEp6yAIbcqAwcD8TwppG0-CPOiARlb6UyhvnEcsvS5tENbgit3-dYex_zlRng7HmD2l5DrqT_mAep6SFn8BJKdKbQ</recordid><startdate>20080101</startdate><enddate>20080101</enddate><creator>Wasaki, Katsumi</creator><creator>Harai, Toshiaki</creator><scope>7SC</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20080101</creationdate><title>A Design Verification of the Parallel Pipelined Image Processings</title><author>Wasaki, Katsumi ; Harai, Toshiaki</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p186t-8312fc0f33448a0d1576d3d709052128fce1ec05d37295b14c7ac336c568d1873</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Wasaki, Katsumi</creatorcontrib><creatorcontrib>Harai, Toshiaki</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Wasaki, Katsumi</au><au>Harai, Toshiaki</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A Design Verification of the Parallel Pipelined Image Processings</atitle><btitle>International Electronic Conference on Computer Science (AIP Conference Proceedings Volume 1060)</btitle><date>2008-01-01</date><risdate>2008</risdate><volume>1060</volume><spage>200</spage><epage>203</epage><pages>200-203</pages><issn>0094-243X</issn><isbn>0735405905</isbn><isbn>9780735405905</isbn><abstract>This paper presents a case study of the design and verification of a parallel and pipe-lined image processing unit based on an extended Petri net, which is called a Logical Colored Petri net (LCPN). This is suitable for Flexible-Manufacturing System (FMS) modeling and discussion of structural properties. LCPN is another family of colored place/transition-net(CPN) with the addition of the following features: integer value assignment of marks, representation of firing conditions as marks' value based formulae, and coupling of output procedures with transition firing. Therefore, to study the behavior of a system modeled with this net, we provide a means of searching the reachability tree for markings.</abstract><doi>10.1063/1.3037053</doi><tpages>4</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0094-243X
ispartof International Electronic Conference on Computer Science (AIP Conference Proceedings Volume 1060), 2008, Vol.1060, p.200-203
issn 0094-243X
language eng
recordid cdi_proquest_miscellaneous_35353428
source AIP Journals Complete
title A Design Verification of the Parallel Pipelined Image Processings
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T06%3A19%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20Design%20Verification%20of%20the%20Parallel%20Pipelined%20Image%20Processings&rft.btitle=International%20Electronic%20Conference%20on%20Computer%20Science%20(AIP%20Conference%20Proceedings%20Volume%201060)&rft.au=Wasaki,%20Katsumi&rft.date=2008-01-01&rft.volume=1060&rft.spage=200&rft.epage=203&rft.pages=200-203&rft.issn=0094-243X&rft.isbn=0735405905&rft.isbn_list=9780735405905&rft_id=info:doi/10.1063/1.3037053&rft_dat=%3Cproquest%3E35353428%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=35353428&rft_id=info:pmid/&rfr_iscdi=true