Collision-Free Interleaver Composed of a Latin Square for Parallel-Architecture Turbo Codes

In parallel-architecture turbo codes, the constituent interleavers must avoid memory collision. This paper proposes a collision-free interleaver structure composed of a Latin square (LS) and pre-designed interleavers. Our proposed interleavers can be easily optimized for various information block si...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE communications letters 2008-03, Vol.12 (3), p.203-205
Hauptverfasser: KIM, Dae-Son, OH, Hyun-Young, SONG, Hong-Yeop
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 205
container_issue 3
container_start_page 203
container_title IEEE communications letters
container_volume 12
creator KIM, Dae-Son
OH, Hyun-Young
SONG, Hong-Yeop
description In parallel-architecture turbo codes, the constituent interleavers must avoid memory collision. This paper proposes a collision-free interleaver structure composed of a Latin square (LS) and pre-designed interleavers. Our proposed interleavers can be easily optimized for various information block sizes and for various degrees of parallelism. Their performances were evaluated by computer simulation.
doi_str_mv 10.1109/LCOMM.2008.071423
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_34476747</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4471962</ieee_id><sourcerecordid>34476747</sourcerecordid><originalsourceid>FETCH-LOGICAL-c337t-b12cdc20faad22074c0cfb3fd1f2d7cf576c53cb3af1afd5b84937fa6cd2bdd33</originalsourceid><addsrcrecordid>eNp9kU1LxDAQhoso-PkDxEsR1FPXfLRNe1yKX7CioJ48hGkywS7ZZk1awX9v1l324MHLzMA87zAzb5KcUjKhlNTXs-bp8XHCCKkmRNCc8Z3kgBZFlbEYdmNNqjoToq72k8MQ5iSCrKAHyXvjrO1C5_rs1iOmD_2A3iJ8oU8bt1i6gDp1JoV0BkPXpy-fI3hMjfPpM3iwFm029eqjG1ANY-y8jr51UaoxHCd7BmzAk00-St5ub16b-2z2dPfQTGeZ4lwMWUuZ0ooRA6AZIyJXRJmWG00N00KZQpSq4KrlYCgYXbRVXnNhoFSatVpzfpRcrecuvfscMQxy0QWF1kKPbgyyEgURNREr8vJfkue5KEUuInj-B5y70ffxClmVLL4xvjNCdA0p70LwaOTSdwvw35ISuXJF_roiV67ItStRc7EZDEGBNR561YWtkBFaE0JZ5M7WXIeI23Zcj9Yl4z_37ZZo</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>862798089</pqid></control><display><type>article</type><title>Collision-Free Interleaver Composed of a Latin Square for Parallel-Architecture Turbo Codes</title><source>IEEE Electronic Library (IEL)</source><creator>KIM, Dae-Son ; OH, Hyun-Young ; SONG, Hong-Yeop</creator><creatorcontrib>KIM, Dae-Son ; OH, Hyun-Young ; SONG, Hong-Yeop</creatorcontrib><description>In parallel-architecture turbo codes, the constituent interleavers must avoid memory collision. This paper proposes a collision-free interleaver structure composed of a Latin square (LS) and pre-designed interleavers. Our proposed interleavers can be easily optimized for various information block sizes and for various degrees of parallelism. Their performances were evaluated by computer simulation.</description><identifier>ISSN: 1089-7798</identifier><identifier>EISSN: 1558-2558</identifier><identifier>DOI: 10.1109/LCOMM.2008.071423</identifier><identifier>CODEN: ICLEF6</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Added delay ; Applied sciences ; Blocking ; Channel coding ; Coding, codes ; Collision avoidance ; Computer simulation ; Constituents ; Decoding ; Digital video broadcasting ; Exact sciences and technology ; Information, signal and communications theory ; Parallel architectures ; Parallel processing ; Performance evaluation ; Signal and communications theory ; Tail ; Telecommunications and information theory ; Turbo codes</subject><ispartof>IEEE communications letters, 2008-03, Vol.12 (3), p.203-205</ispartof><rights>2008 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2008</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c337t-b12cdc20faad22074c0cfb3fd1f2d7cf576c53cb3af1afd5b84937fa6cd2bdd33</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4471962$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4471962$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=20190012$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>KIM, Dae-Son</creatorcontrib><creatorcontrib>OH, Hyun-Young</creatorcontrib><creatorcontrib>SONG, Hong-Yeop</creatorcontrib><title>Collision-Free Interleaver Composed of a Latin Square for Parallel-Architecture Turbo Codes</title><title>IEEE communications letters</title><addtitle>COML</addtitle><description>In parallel-architecture turbo codes, the constituent interleavers must avoid memory collision. This paper proposes a collision-free interleaver structure composed of a Latin square (LS) and pre-designed interleavers. Our proposed interleavers can be easily optimized for various information block sizes and for various degrees of parallelism. Their performances were evaluated by computer simulation.</description><subject>Added delay</subject><subject>Applied sciences</subject><subject>Blocking</subject><subject>Channel coding</subject><subject>Coding, codes</subject><subject>Collision avoidance</subject><subject>Computer simulation</subject><subject>Constituents</subject><subject>Decoding</subject><subject>Digital video broadcasting</subject><subject>Exact sciences and technology</subject><subject>Information, signal and communications theory</subject><subject>Parallel architectures</subject><subject>Parallel processing</subject><subject>Performance evaluation</subject><subject>Signal and communications theory</subject><subject>Tail</subject><subject>Telecommunications and information theory</subject><subject>Turbo codes</subject><issn>1089-7798</issn><issn>1558-2558</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNp9kU1LxDAQhoso-PkDxEsR1FPXfLRNe1yKX7CioJ48hGkywS7ZZk1awX9v1l324MHLzMA87zAzb5KcUjKhlNTXs-bp8XHCCKkmRNCc8Z3kgBZFlbEYdmNNqjoToq72k8MQ5iSCrKAHyXvjrO1C5_rs1iOmD_2A3iJ8oU8bt1i6gDp1JoV0BkPXpy-fI3hMjfPpM3iwFm029eqjG1ANY-y8jr51UaoxHCd7BmzAk00-St5ub16b-2z2dPfQTGeZ4lwMWUuZ0ooRA6AZIyJXRJmWG00N00KZQpSq4KrlYCgYXbRVXnNhoFSatVpzfpRcrecuvfscMQxy0QWF1kKPbgyyEgURNREr8vJfkue5KEUuInj-B5y70ffxClmVLL4xvjNCdA0p70LwaOTSdwvw35ISuXJF_roiV67ItStRc7EZDEGBNR561YWtkBFaE0JZ5M7WXIeI23Zcj9Yl4z_37ZZo</recordid><startdate>20080301</startdate><enddate>20080301</enddate><creator>KIM, Dae-Son</creator><creator>OH, Hyun-Young</creator><creator>SONG, Hong-Yeop</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20080301</creationdate><title>Collision-Free Interleaver Composed of a Latin Square for Parallel-Architecture Turbo Codes</title><author>KIM, Dae-Son ; OH, Hyun-Young ; SONG, Hong-Yeop</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c337t-b12cdc20faad22074c0cfb3fd1f2d7cf576c53cb3af1afd5b84937fa6cd2bdd33</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Added delay</topic><topic>Applied sciences</topic><topic>Blocking</topic><topic>Channel coding</topic><topic>Coding, codes</topic><topic>Collision avoidance</topic><topic>Computer simulation</topic><topic>Constituents</topic><topic>Decoding</topic><topic>Digital video broadcasting</topic><topic>Exact sciences and technology</topic><topic>Information, signal and communications theory</topic><topic>Parallel architectures</topic><topic>Parallel processing</topic><topic>Performance evaluation</topic><topic>Signal and communications theory</topic><topic>Tail</topic><topic>Telecommunications and information theory</topic><topic>Turbo codes</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>KIM, Dae-Son</creatorcontrib><creatorcontrib>OH, Hyun-Young</creatorcontrib><creatorcontrib>SONG, Hong-Yeop</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE communications letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, Dae-Son</au><au>OH, Hyun-Young</au><au>SONG, Hong-Yeop</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Collision-Free Interleaver Composed of a Latin Square for Parallel-Architecture Turbo Codes</atitle><jtitle>IEEE communications letters</jtitle><stitle>COML</stitle><date>2008-03-01</date><risdate>2008</risdate><volume>12</volume><issue>3</issue><spage>203</spage><epage>205</epage><pages>203-205</pages><issn>1089-7798</issn><eissn>1558-2558</eissn><coden>ICLEF6</coden><abstract>In parallel-architecture turbo codes, the constituent interleavers must avoid memory collision. This paper proposes a collision-free interleaver structure composed of a Latin square (LS) and pre-designed interleavers. Our proposed interleavers can be easily optimized for various information block sizes and for various degrees of parallelism. Their performances were evaluated by computer simulation.</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/LCOMM.2008.071423</doi><tpages>3</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1089-7798
ispartof IEEE communications letters, 2008-03, Vol.12 (3), p.203-205
issn 1089-7798
1558-2558
language eng
recordid cdi_proquest_miscellaneous_34476747
source IEEE Electronic Library (IEL)
subjects Added delay
Applied sciences
Blocking
Channel coding
Coding, codes
Collision avoidance
Computer simulation
Constituents
Decoding
Digital video broadcasting
Exact sciences and technology
Information, signal and communications theory
Parallel architectures
Parallel processing
Performance evaluation
Signal and communications theory
Tail
Telecommunications and information theory
Turbo codes
title Collision-Free Interleaver Composed of a Latin Square for Parallel-Architecture Turbo Codes
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T05%3A47%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Collision-Free%20Interleaver%20Composed%20of%20a%20Latin%20Square%20for%20Parallel-Architecture%20Turbo%20Codes&rft.jtitle=IEEE%20communications%20letters&rft.au=KIM,%20Dae-Son&rft.date=2008-03-01&rft.volume=12&rft.issue=3&rft.spage=203&rft.epage=205&rft.pages=203-205&rft.issn=1089-7798&rft.eissn=1558-2558&rft.coden=ICLEF6&rft_id=info:doi/10.1109/LCOMM.2008.071423&rft_dat=%3Cproquest_RIE%3E34476747%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=862798089&rft_id=info:pmid/&rft_ieee_id=4471962&rfr_iscdi=true