An Efficient and Deadlock-Free Network Reconfiguration Protocol

Component failures and planned component replacements cause changes in the topology and routing paths supplied by the interconnection network of a parallel processor system over time. Such changes may require the network to be reconfigured such that the existing routing function is replaced by one t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on computers 2008-06, Vol.57 (6), p.762-779
Hauptverfasser: Lysne, O., Montanana, J.M., Flich, J., Duato, J., Pinkston, T.M., Skeie, T.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 779
container_issue 6
container_start_page 762
container_title IEEE transactions on computers
container_volume 57
creator Lysne, O.
Montanana, J.M.
Flich, J.
Duato, J.
Pinkston, T.M.
Skeie, T.
description Component failures and planned component replacements cause changes in the topology and routing paths supplied by the interconnection network of a parallel processor system over time. Such changes may require the network to be reconfigured such that the existing routing function is replaced by one that enables packets to reach their intended destinations amid the changes. Efficient reconfiguration methods are desired which allow the network to function uninterruptedly over the course of the reconfiguration process while remaining free from deadlocking behavior. In this paper, we propose, evaluate, and prove the deadlock freedom of a new network reconfiguration protocol that overlaps various phases of "static" reconfiguration processes traditionally used in commercial and research systems to provide performance efficiency on par with that of recently proposed "dynamic" reconfiguration processes but without their complexity. Simulation results show that the proposed Overlapping Static Reconfiguration protocol can reduce reconfiguration time by up to 50 percent, reduce packet latency by several orders of magnitude, reduce packet dropping by an order of magnitude, and provide unhalted packet injection as compared to traditional static reconfiguration while allowing network throughput similar to dynamic reconfiguration.
doi_str_mv 10.1109/TC.2008.31
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_34459212</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4459311</ieee_id><sourcerecordid>2324086961</sourcerecordid><originalsourceid>FETCH-LOGICAL-c373t-3cf196334f0f18786f2f879998e3bdcfc389736a404194a5c471eb0db4cfda393</originalsourceid><addsrcrecordid>eNqF0U1LAzEQBuAgCtaPi1cviwcFYevMTrKbnKTUTxAVqeeQZhPZdrup2S3iv3dLxYMHPc3lYV5mXsaOEIaIoC4m42EGIIeEW2yAQhSpUiLfZgMAlKkiDrtsr21nAJBnoAbsctQk195XtnJNl5imTK6cKetg5-lNdC55dN1HiPPkxdnQ-OptFU1XhSZ5jqELNtQHbMebunWH33Ofvd5cT8Z36cPT7f149JBaKqhLyXpUORH34FEWMveZl4VSSjqaltZbkqqg3HDgqLgRlhfoplBOufWlIUX77GyzdxnD-8q1nV5UrXV1bRoXVq1WQDllCPSvlIUAgf2Tenn6pyTOhcow6-HJLzgLq9j092qZZyLPCiF6dL5BNoa2jc7rZawWJn5qBL0uR0_Gel2OJuzx8QZXzrkfuM4jRPoC_KiHng</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>862562755</pqid></control><display><type>article</type><title>An Efficient and Deadlock-Free Network Reconfiguration Protocol</title><source>IEEE Electronic Library (IEL)</source><creator>Lysne, O. ; Montanana, J.M. ; Flich, J. ; Duato, J. ; Pinkston, T.M. ; Skeie, T.</creator><creatorcontrib>Lysne, O. ; Montanana, J.M. ; Flich, J. ; Duato, J. ; Pinkston, T.M. ; Skeie, T.</creatorcontrib><description>Component failures and planned component replacements cause changes in the topology and routing paths supplied by the interconnection network of a parallel processor system over time. Such changes may require the network to be reconfigured such that the existing routing function is replaced by one that enables packets to reach their intended destinations amid the changes. Efficient reconfiguration methods are desired which allow the network to function uninterruptedly over the course of the reconfiguration process while remaining free from deadlocking behavior. In this paper, we propose, evaluate, and prove the deadlock freedom of a new network reconfiguration protocol that overlaps various phases of "static" reconfiguration processes traditionally used in commercial and research systems to provide performance efficiency on par with that of recently proposed "dynamic" reconfiguration processes but without their complexity. Simulation results show that the proposed Overlapping Static Reconfiguration protocol can reduce reconfiguration time by up to 50 percent, reduce packet latency by several orders of magnitude, reduce packet dropping by an order of magnitude, and provide unhalted packet injection as compared to traditional static reconfiguration while allowing network throughput similar to dynamic reconfiguration.</description><identifier>ISSN: 0018-9340</identifier><identifier>EISSN: 1557-9956</identifier><identifier>DOI: 10.1109/TC.2008.31</identifier><identifier>CODEN: ITCOB4</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Computer simulation ; Dynamical systems ; Dynamics ; I/O and Data Communications ; Interconnections (Subsystems) ; Mathematical analysis ; Mathematical models ; Networks ; Reconfiguration ; Routing (telecommunications) ; Studies ; Topology</subject><ispartof>IEEE transactions on computers, 2008-06, Vol.57 (6), p.762-779</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2008</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c373t-3cf196334f0f18786f2f879998e3bdcfc389736a404194a5c471eb0db4cfda393</citedby><cites>FETCH-LOGICAL-c373t-3cf196334f0f18786f2f879998e3bdcfc389736a404194a5c471eb0db4cfda393</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4459311$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4459311$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Lysne, O.</creatorcontrib><creatorcontrib>Montanana, J.M.</creatorcontrib><creatorcontrib>Flich, J.</creatorcontrib><creatorcontrib>Duato, J.</creatorcontrib><creatorcontrib>Pinkston, T.M.</creatorcontrib><creatorcontrib>Skeie, T.</creatorcontrib><title>An Efficient and Deadlock-Free Network Reconfiguration Protocol</title><title>IEEE transactions on computers</title><addtitle>TC</addtitle><description>Component failures and planned component replacements cause changes in the topology and routing paths supplied by the interconnection network of a parallel processor system over time. Such changes may require the network to be reconfigured such that the existing routing function is replaced by one that enables packets to reach their intended destinations amid the changes. Efficient reconfiguration methods are desired which allow the network to function uninterruptedly over the course of the reconfiguration process while remaining free from deadlocking behavior. In this paper, we propose, evaluate, and prove the deadlock freedom of a new network reconfiguration protocol that overlaps various phases of "static" reconfiguration processes traditionally used in commercial and research systems to provide performance efficiency on par with that of recently proposed "dynamic" reconfiguration processes but without their complexity. Simulation results show that the proposed Overlapping Static Reconfiguration protocol can reduce reconfiguration time by up to 50 percent, reduce packet latency by several orders of magnitude, reduce packet dropping by an order of magnitude, and provide unhalted packet injection as compared to traditional static reconfiguration while allowing network throughput similar to dynamic reconfiguration.</description><subject>Computer simulation</subject><subject>Dynamical systems</subject><subject>Dynamics</subject><subject>I/O and Data Communications</subject><subject>Interconnections (Subsystems)</subject><subject>Mathematical analysis</subject><subject>Mathematical models</subject><subject>Networks</subject><subject>Reconfiguration</subject><subject>Routing (telecommunications)</subject><subject>Studies</subject><subject>Topology</subject><issn>0018-9340</issn><issn>1557-9956</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqF0U1LAzEQBuAgCtaPi1cviwcFYevMTrKbnKTUTxAVqeeQZhPZdrup2S3iv3dLxYMHPc3lYV5mXsaOEIaIoC4m42EGIIeEW2yAQhSpUiLfZgMAlKkiDrtsr21nAJBnoAbsctQk195XtnJNl5imTK6cKetg5-lNdC55dN1HiPPkxdnQ-OptFU1XhSZ5jqELNtQHbMebunWH33Ofvd5cT8Z36cPT7f149JBaKqhLyXpUORH34FEWMveZl4VSSjqaltZbkqqg3HDgqLgRlhfoplBOufWlIUX77GyzdxnD-8q1nV5UrXV1bRoXVq1WQDllCPSvlIUAgf2Tenn6pyTOhcow6-HJLzgLq9j092qZZyLPCiF6dL5BNoa2jc7rZawWJn5qBL0uR0_Gel2OJuzx8QZXzrkfuM4jRPoC_KiHng</recordid><startdate>20080601</startdate><enddate>20080601</enddate><creator>Lysne, O.</creator><creator>Montanana, J.M.</creator><creator>Flich, J.</creator><creator>Duato, J.</creator><creator>Pinkston, T.M.</creator><creator>Skeie, T.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20080601</creationdate><title>An Efficient and Deadlock-Free Network Reconfiguration Protocol</title><author>Lysne, O. ; Montanana, J.M. ; Flich, J. ; Duato, J. ; Pinkston, T.M. ; Skeie, T.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c373t-3cf196334f0f18786f2f879998e3bdcfc389736a404194a5c471eb0db4cfda393</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Computer simulation</topic><topic>Dynamical systems</topic><topic>Dynamics</topic><topic>I/O and Data Communications</topic><topic>Interconnections (Subsystems)</topic><topic>Mathematical analysis</topic><topic>Mathematical models</topic><topic>Networks</topic><topic>Reconfiguration</topic><topic>Routing (telecommunications)</topic><topic>Studies</topic><topic>Topology</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lysne, O.</creatorcontrib><creatorcontrib>Montanana, J.M.</creatorcontrib><creatorcontrib>Flich, J.</creatorcontrib><creatorcontrib>Duato, J.</creatorcontrib><creatorcontrib>Pinkston, T.M.</creatorcontrib><creatorcontrib>Skeie, T.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lysne, O.</au><au>Montanana, J.M.</au><au>Flich, J.</au><au>Duato, J.</au><au>Pinkston, T.M.</au><au>Skeie, T.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>An Efficient and Deadlock-Free Network Reconfiguration Protocol</atitle><jtitle>IEEE transactions on computers</jtitle><stitle>TC</stitle><date>2008-06-01</date><risdate>2008</risdate><volume>57</volume><issue>6</issue><spage>762</spage><epage>779</epage><pages>762-779</pages><issn>0018-9340</issn><eissn>1557-9956</eissn><coden>ITCOB4</coden><abstract>Component failures and planned component replacements cause changes in the topology and routing paths supplied by the interconnection network of a parallel processor system over time. Such changes may require the network to be reconfigured such that the existing routing function is replaced by one that enables packets to reach their intended destinations amid the changes. Efficient reconfiguration methods are desired which allow the network to function uninterruptedly over the course of the reconfiguration process while remaining free from deadlocking behavior. In this paper, we propose, evaluate, and prove the deadlock freedom of a new network reconfiguration protocol that overlaps various phases of "static" reconfiguration processes traditionally used in commercial and research systems to provide performance efficiency on par with that of recently proposed "dynamic" reconfiguration processes but without their complexity. Simulation results show that the proposed Overlapping Static Reconfiguration protocol can reduce reconfiguration time by up to 50 percent, reduce packet latency by several orders of magnitude, reduce packet dropping by an order of magnitude, and provide unhalted packet injection as compared to traditional static reconfiguration while allowing network throughput similar to dynamic reconfiguration.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TC.2008.31</doi><tpages>18</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9340
ispartof IEEE transactions on computers, 2008-06, Vol.57 (6), p.762-779
issn 0018-9340
1557-9956
language eng
recordid cdi_proquest_miscellaneous_34459212
source IEEE Electronic Library (IEL)
subjects Computer simulation
Dynamical systems
Dynamics
I/O and Data Communications
Interconnections (Subsystems)
Mathematical analysis
Mathematical models
Networks
Reconfiguration
Routing (telecommunications)
Studies
Topology
title An Efficient and Deadlock-Free Network Reconfiguration Protocol
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-18T20%3A52%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=An%20Efficient%20and%20Deadlock-Free%20Network%20Reconfiguration%20Protocol&rft.jtitle=IEEE%20transactions%20on%20computers&rft.au=Lysne,%20O.&rft.date=2008-06-01&rft.volume=57&rft.issue=6&rft.spage=762&rft.epage=779&rft.pages=762-779&rft.issn=0018-9340&rft.eissn=1557-9956&rft.coden=ITCOB4&rft_id=info:doi/10.1109/TC.2008.31&rft_dat=%3Cproquest_RIE%3E2324086961%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=862562755&rft_id=info:pmid/&rft_ieee_id=4459311&rfr_iscdi=true