A 3.1-4.8 GHz CMOS receiver for MB-OFDM UWB

An integrated fully differential ultra-wideband CMOS receiver for 3.1-4.8 GHz MB-OFDM systems is presented. A gain controllable low noise amplifier and a merged quadrature mixer are integrated as the RF front-end. Five order Gm-C type low pass filters and VGAs are also integrated for both I and Q IF...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of semiconductors 2009, Vol.30 (1), p.59-64
1. Verfasser: 杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 64
container_issue 1
container_start_page 59
container_title Journal of semiconductors
container_volume 30
creator 杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦
description An integrated fully differential ultra-wideband CMOS receiver for 3.1-4.8 GHz MB-OFDM systems is presented. A gain controllable low noise amplifier and a merged quadrature mixer are integrated as the RF front-end. Five order Gm-C type low pass filters and VGAs are also integrated for both I and Q IF paths in the receiver. The ESD protected chip is fabricated in a Jazz 0.18μm RF CMOS process and achieves a maximum total voltage gain of 65 dB, an AGC range of 45 dB with about 6 dB/step, an averaged total noise figure of 6.4 to 8.8 dB over 3 bands and an in-band IIP3 of-5.1 dBm. The receiver occupies 2.3 mm2 and consumes 110 mA from a 1.8 V supply including test buffers and a digital module.
doi_str_mv 10.1088/1674-4926/30/1/015005
format Article
fullrecord <record><control><sourceid>proquest_iop_p</sourceid><recordid>TN_cdi_proquest_miscellaneous_33621742</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><cqvip_id>29407931</cqvip_id><sourcerecordid>33621742</sourcerecordid><originalsourceid>FETCH-LOGICAL-c389t-2ccd7cacf15ab636f8dd9a0a9ce269fc49a6db124ce0907dade59b5611304b693</originalsourceid><addsrcrecordid>eNqNkE1PwkAQhvegiQT5CSaNBy9aOvvR7e4RUMAEwkGJx812u4uNhZZdMdFfb0mJJw6eJnnzPJOZF6EbDEMMQiSYZyxmkvCEQoITwClAeoF6f_kVGoRQ5gBSCMoAeuh-FNEhjtlQRLP5TzRZrl4ib40tv6yPXO2j5TheTR-X0fptfI0una6CHZxmH62nT6-TebxYzZ4no0VsqJCfMTGmyIw2Dqc655Q7URRSg5bGEi6dYVLzIseEGQsSskIXNpV5yjGmwHIuaR_ddXsbX-8PNnyqbRmMrSq9s_UhKEo5wRkjLZh2oPF1CN461fhyq_23wqCOjajj5-r4uaJtorpGWg86r6ybfysPZ5RzqGoK1-K3p8ve691mX-42Ktfmw5WVVUQyyCTF9Bd7rng7</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>33621742</pqid></control><display><type>article</type><title>A 3.1-4.8 GHz CMOS receiver for MB-OFDM UWB</title><source>Institute of Physics Journals</source><source>Alma/SFX Local Collection</source><creator>杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦</creator><creatorcontrib>杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦</creatorcontrib><description>An integrated fully differential ultra-wideband CMOS receiver for 3.1-4.8 GHz MB-OFDM systems is presented. A gain controllable low noise amplifier and a merged quadrature mixer are integrated as the RF front-end. Five order Gm-C type low pass filters and VGAs are also integrated for both I and Q IF paths in the receiver. The ESD protected chip is fabricated in a Jazz 0.18μm RF CMOS process and achieves a maximum total voltage gain of 65 dB, an AGC range of 45 dB with about 6 dB/step, an averaged total noise figure of 6.4 to 8.8 dB over 3 bands and an in-band IIP3 of-5.1 dBm. The receiver occupies 2.3 mm2 and consumes 110 mA from a 1.8 V supply including test buffers and a digital module.</description><identifier>ISSN: 1674-4926</identifier><identifier>DOI: 10.1088/1674-4926/30/1/015005</identifier><language>eng</language><publisher>IOP Publishing</publisher><subject>前置放大器 ; 半导体 ; 无线电频率 ; 混频器</subject><ispartof>Journal of semiconductors, 2009, Vol.30 (1), p.59-64</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c389t-2ccd7cacf15ab636f8dd9a0a9ce269fc49a6db124ce0907dade59b5611304b693</citedby><cites>FETCH-LOGICAL-c389t-2ccd7cacf15ab636f8dd9a0a9ce269fc49a6db124ce0907dade59b5611304b693</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttp://image.cqvip.com/vip1000/qk/94689X/94689X.jpg</thumbnail><linktopdf>$$Uhttps://iopscience.iop.org/article/10.1088/1674-4926/30/1/015005/pdf$$EPDF$$P50$$Giop$$H</linktopdf><link.rule.ids>314,780,784,4024,27923,27924,27925,53910</link.rule.ids></links><search><creatorcontrib>杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦</creatorcontrib><title>A 3.1-4.8 GHz CMOS receiver for MB-OFDM UWB</title><title>Journal of semiconductors</title><addtitle>Chinese Journal of Semiconductors</addtitle><description>An integrated fully differential ultra-wideband CMOS receiver for 3.1-4.8 GHz MB-OFDM systems is presented. A gain controllable low noise amplifier and a merged quadrature mixer are integrated as the RF front-end. Five order Gm-C type low pass filters and VGAs are also integrated for both I and Q IF paths in the receiver. The ESD protected chip is fabricated in a Jazz 0.18μm RF CMOS process and achieves a maximum total voltage gain of 65 dB, an AGC range of 45 dB with about 6 dB/step, an averaged total noise figure of 6.4 to 8.8 dB over 3 bands and an in-band IIP3 of-5.1 dBm. The receiver occupies 2.3 mm2 and consumes 110 mA from a 1.8 V supply including test buffers and a digital module.</description><subject>前置放大器</subject><subject>半导体</subject><subject>无线电频率</subject><subject>混频器</subject><issn>1674-4926</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><recordid>eNqNkE1PwkAQhvegiQT5CSaNBy9aOvvR7e4RUMAEwkGJx812u4uNhZZdMdFfb0mJJw6eJnnzPJOZF6EbDEMMQiSYZyxmkvCEQoITwClAeoF6f_kVGoRQ5gBSCMoAeuh-FNEhjtlQRLP5TzRZrl4ib40tv6yPXO2j5TheTR-X0fptfI0una6CHZxmH62nT6-TebxYzZ4no0VsqJCfMTGmyIw2Dqc655Q7URRSg5bGEi6dYVLzIseEGQsSskIXNpV5yjGmwHIuaR_ddXsbX-8PNnyqbRmMrSq9s_UhKEo5wRkjLZh2oPF1CN461fhyq_23wqCOjajj5-r4uaJtorpGWg86r6ybfysPZ5RzqGoK1-K3p8ve691mX-42Ktfmw5WVVUQyyCTF9Bd7rng7</recordid><startdate>2009</startdate><enddate>2009</enddate><creator>杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦</creator><general>IOP Publishing</general><scope>2RA</scope><scope>92L</scope><scope>CQIGP</scope><scope>W92</scope><scope>~WA</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>2009</creationdate><title>A 3.1-4.8 GHz CMOS receiver for MB-OFDM UWB</title><author>杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c389t-2ccd7cacf15ab636f8dd9a0a9ce269fc49a6db124ce0907dade59b5611304b693</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>前置放大器</topic><topic>半导体</topic><topic>无线电频率</topic><topic>混频器</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦</creatorcontrib><collection>中文科技期刊数据库</collection><collection>中文科技期刊数据库-CALIS站点</collection><collection>中文科技期刊数据库-7.0平台</collection><collection>中文科技期刊数据库-工程技术</collection><collection>中文科技期刊数据库- 镜像站点</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Journal of semiconductors</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>杨光 姚望 尹江伟 郑仁亮 李巍 李宁 任俊彦</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 3.1-4.8 GHz CMOS receiver for MB-OFDM UWB</atitle><jtitle>Journal of semiconductors</jtitle><addtitle>Chinese Journal of Semiconductors</addtitle><date>2009</date><risdate>2009</risdate><volume>30</volume><issue>1</issue><spage>59</spage><epage>64</epage><pages>59-64</pages><issn>1674-4926</issn><abstract>An integrated fully differential ultra-wideband CMOS receiver for 3.1-4.8 GHz MB-OFDM systems is presented. A gain controllable low noise amplifier and a merged quadrature mixer are integrated as the RF front-end. Five order Gm-C type low pass filters and VGAs are also integrated for both I and Q IF paths in the receiver. The ESD protected chip is fabricated in a Jazz 0.18μm RF CMOS process and achieves a maximum total voltage gain of 65 dB, an AGC range of 45 dB with about 6 dB/step, an averaged total noise figure of 6.4 to 8.8 dB over 3 bands and an in-band IIP3 of-5.1 dBm. The receiver occupies 2.3 mm2 and consumes 110 mA from a 1.8 V supply including test buffers and a digital module.</abstract><pub>IOP Publishing</pub><doi>10.1088/1674-4926/30/1/015005</doi><tpages>6</tpages></addata></record>
fulltext fulltext
identifier ISSN: 1674-4926
ispartof Journal of semiconductors, 2009, Vol.30 (1), p.59-64
issn 1674-4926
language eng
recordid cdi_proquest_miscellaneous_33621742
source Institute of Physics Journals; Alma/SFX Local Collection
subjects 前置放大器
半导体
无线电频率
混频器
title A 3.1-4.8 GHz CMOS receiver for MB-OFDM UWB
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T18%3A24%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_iop_p&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%203.1-4.8%20GHz%20CMOS%20receiver%20for%20MB-OFDM%20UWB&rft.jtitle=Journal%20of%20semiconductors&rft.au=%E6%9D%A8%E5%85%89%20%E5%A7%9A%E6%9C%9B%20%E5%B0%B9%E6%B1%9F%E4%BC%9F%20%E9%83%91%E4%BB%81%E4%BA%AE%20%E6%9D%8E%E5%B7%8D%20%E6%9D%8E%E5%AE%81%20%E4%BB%BB%E4%BF%8A%E5%BD%A6&rft.date=2009&rft.volume=30&rft.issue=1&rft.spage=59&rft.epage=64&rft.pages=59-64&rft.issn=1674-4926&rft_id=info:doi/10.1088/1674-4926/30/1/015005&rft_dat=%3Cproquest_iop_p%3E33621742%3C/proquest_iop_p%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=33621742&rft_id=info:pmid/&rft_cqvip_id=29407931&rfr_iscdi=true