Interface thermal characteristics of flip chip packages – A numerical study
Flip chip ball grid array (FC-BGA) packages are commonly used for high inputs/outputs (I/O) ICs; they have been proven to provide good solutions for a variety of applications to maximize thermal and electrical performance. A fundamental limitation to such devices is the thermal resistance at the top...
Gespeichert in:
Veröffentlicht in: | Applied thermal engineering 2009-04, Vol.29 (5), p.822-829 |
---|---|
Hauptverfasser: | , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 829 |
---|---|
container_issue | 5 |
container_start_page | 822 |
container_title | Applied thermal engineering |
container_volume | 29 |
creator | Kandasamy, Ravi Mujumdar, A.S. |
description | Flip chip ball grid array (FC-BGA) packages are commonly used for high inputs/outputs (I/O) ICs; they have been proven to provide good solutions for a variety of applications to maximize thermal and electrical performance. A fundamental limitation to such devices is the thermal resistance at the top of the package, which is characterized
θ
JC parameter. The die-to-lid interface thermal resistance is identified as a critical issue for the thermal management of electronic packages. This paper focuses on the effect of the interface material property changes on the interface thermal resistance. The effect of package’s junction to case (Theta-JC or
θ
JC) thermal performance is investigated for bare die, flat lid and cup lid packages using a validated thermal model. Thermal performance of a cup or flat lid attached and bare die packages were investigated for different interface materials. Improved Theta-JC performance was observed for the large die as compared to the smaller die. Several parametric studies were carried out to understand the effects of interface bond line thickness (BLT), different die sizes, the average void size during assembly and thermal conductivity of interface materials on package thermal resistance. |
doi_str_mv | 10.1016/j.applthermaleng.2008.04.002 |
format | Article |
fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_33372241</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S1359431108001944</els_id><sourcerecordid>33372241</sourcerecordid><originalsourceid>FETCH-LOGICAL-c391t-6c4ec6119cf330a9d59d6f7c1906e088f9cb776d83219cb2c30fc0ea8764f6503</originalsourceid><addsrcrecordid>eNqNkE1OwzAQhbMAiVK4QxbALmFsp_mR2FQVhUpFbGBtuZNx65I_7ASJHXfghpwEl1ZI7NjMSKPvzcx7QXDBIGbA0uttrLqu6jdka1VRs445QB5DEgPwo2DExKSIEsHYSXDq3BaA8TxLRsHDounJaoUUHrQhbpRV6KfG9QZd2OpQV6bzc186hS9qTS78-vgMp2Ez1J5Dr3L9UL6fBcdaVY7OD30cPM9vn2b30fLxbjGbLiMUBeujFBPClLECtRCginJSlKnOkBWQEuS5LnCVZWmZC-6ZFUcBGoFUnqWJTicgxsHVfm9n29eBXC9r45CqSjXUDk4KITLOE-bBmz2ItnXOkpadNbWy75KB3OUmt_JvbnKXm4RE-ty8_PJwRzlvUlvVoHG_OzjjQuQ__8z3HHnTb4asdGioQSqNJexl2Zr_HfwGqhWPkA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>33372241</pqid></control><display><type>article</type><title>Interface thermal characteristics of flip chip packages – A numerical study</title><source>Elsevier ScienceDirect Journals</source><creator>Kandasamy, Ravi ; Mujumdar, A.S.</creator><creatorcontrib>Kandasamy, Ravi ; Mujumdar, A.S.</creatorcontrib><description>Flip chip ball grid array (FC-BGA) packages are commonly used for high inputs/outputs (I/O) ICs; they have been proven to provide good solutions for a variety of applications to maximize thermal and electrical performance. A fundamental limitation to such devices is the thermal resistance at the top of the package, which is characterized
θ
JC parameter. The die-to-lid interface thermal resistance is identified as a critical issue for the thermal management of electronic packages. This paper focuses on the effect of the interface material property changes on the interface thermal resistance. The effect of package’s junction to case (Theta-JC or
θ
JC) thermal performance is investigated for bare die, flat lid and cup lid packages using a validated thermal model. Thermal performance of a cup or flat lid attached and bare die packages were investigated for different interface materials. Improved Theta-JC performance was observed for the large die as compared to the smaller die. Several parametric studies were carried out to understand the effects of interface bond line thickness (BLT), different die sizes, the average void size during assembly and thermal conductivity of interface materials on package thermal resistance.</description><identifier>ISSN: 1359-4311</identifier><identifier>DOI: 10.1016/j.applthermaleng.2008.04.002</identifier><language>eng</language><publisher>Kidlington: Elsevier Ltd</publisher><subject>Applied sciences ; Effect of voids ; Energy ; Energy. Thermal use of fuels ; Exact sciences and technology ; Flip chip BGA ; Heat transfer ; Interface thermal resistance ; Numerical simulation ; Theoretical studies. Data and constants. Metering ; Thermal interface Materials</subject><ispartof>Applied thermal engineering, 2009-04, Vol.29 (5), p.822-829</ispartof><rights>2008 Elsevier Ltd</rights><rights>2009 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c391t-6c4ec6119cf330a9d59d6f7c1906e088f9cb776d83219cb2c30fc0ea8764f6503</citedby><cites>FETCH-LOGICAL-c391t-6c4ec6119cf330a9d59d6f7c1906e088f9cb776d83219cb2c30fc0ea8764f6503</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://www.sciencedirect.com/science/article/pii/S1359431108001944$$EHTML$$P50$$Gelsevier$$H</linktohtml><link.rule.ids>314,776,780,3537,27901,27902,65306</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=21233850$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Kandasamy, Ravi</creatorcontrib><creatorcontrib>Mujumdar, A.S.</creatorcontrib><title>Interface thermal characteristics of flip chip packages – A numerical study</title><title>Applied thermal engineering</title><description>Flip chip ball grid array (FC-BGA) packages are commonly used for high inputs/outputs (I/O) ICs; they have been proven to provide good solutions for a variety of applications to maximize thermal and electrical performance. A fundamental limitation to such devices is the thermal resistance at the top of the package, which is characterized
θ
JC parameter. The die-to-lid interface thermal resistance is identified as a critical issue for the thermal management of electronic packages. This paper focuses on the effect of the interface material property changes on the interface thermal resistance. The effect of package’s junction to case (Theta-JC or
θ
JC) thermal performance is investigated for bare die, flat lid and cup lid packages using a validated thermal model. Thermal performance of a cup or flat lid attached and bare die packages were investigated for different interface materials. Improved Theta-JC performance was observed for the large die as compared to the smaller die. Several parametric studies were carried out to understand the effects of interface bond line thickness (BLT), different die sizes, the average void size during assembly and thermal conductivity of interface materials on package thermal resistance.</description><subject>Applied sciences</subject><subject>Effect of voids</subject><subject>Energy</subject><subject>Energy. Thermal use of fuels</subject><subject>Exact sciences and technology</subject><subject>Flip chip BGA</subject><subject>Heat transfer</subject><subject>Interface thermal resistance</subject><subject>Numerical simulation</subject><subject>Theoretical studies. Data and constants. Metering</subject><subject>Thermal interface Materials</subject><issn>1359-4311</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><recordid>eNqNkE1OwzAQhbMAiVK4QxbALmFsp_mR2FQVhUpFbGBtuZNx65I_7ASJHXfghpwEl1ZI7NjMSKPvzcx7QXDBIGbA0uttrLqu6jdka1VRs445QB5DEgPwo2DExKSIEsHYSXDq3BaA8TxLRsHDounJaoUUHrQhbpRV6KfG9QZd2OpQV6bzc186hS9qTS78-vgMp2Ez1J5Dr3L9UL6fBcdaVY7OD30cPM9vn2b30fLxbjGbLiMUBeujFBPClLECtRCginJSlKnOkBWQEuS5LnCVZWmZC-6ZFUcBGoFUnqWJTicgxsHVfm9n29eBXC9r45CqSjXUDk4KITLOE-bBmz2ItnXOkpadNbWy75KB3OUmt_JvbnKXm4RE-ty8_PJwRzlvUlvVoHG_OzjjQuQ__8z3HHnTb4asdGioQSqNJexl2Zr_HfwGqhWPkA</recordid><startdate>20090401</startdate><enddate>20090401</enddate><creator>Kandasamy, Ravi</creator><creator>Mujumdar, A.S.</creator><general>Elsevier Ltd</general><general>Elsevier</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7TB</scope><scope>8FD</scope><scope>FR3</scope><scope>KR7</scope></search><sort><creationdate>20090401</creationdate><title>Interface thermal characteristics of flip chip packages – A numerical study</title><author>Kandasamy, Ravi ; Mujumdar, A.S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c391t-6c4ec6119cf330a9d59d6f7c1906e088f9cb776d83219cb2c30fc0ea8764f6503</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Applied sciences</topic><topic>Effect of voids</topic><topic>Energy</topic><topic>Energy. Thermal use of fuels</topic><topic>Exact sciences and technology</topic><topic>Flip chip BGA</topic><topic>Heat transfer</topic><topic>Interface thermal resistance</topic><topic>Numerical simulation</topic><topic>Theoretical studies. Data and constants. Metering</topic><topic>Thermal interface Materials</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kandasamy, Ravi</creatorcontrib><creatorcontrib>Mujumdar, A.S.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Mechanical & Transportation Engineering Abstracts</collection><collection>Technology Research Database</collection><collection>Engineering Research Database</collection><collection>Civil Engineering Abstracts</collection><jtitle>Applied thermal engineering</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Kandasamy, Ravi</au><au>Mujumdar, A.S.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Interface thermal characteristics of flip chip packages – A numerical study</atitle><jtitle>Applied thermal engineering</jtitle><date>2009-04-01</date><risdate>2009</risdate><volume>29</volume><issue>5</issue><spage>822</spage><epage>829</epage><pages>822-829</pages><issn>1359-4311</issn><abstract>Flip chip ball grid array (FC-BGA) packages are commonly used for high inputs/outputs (I/O) ICs; they have been proven to provide good solutions for a variety of applications to maximize thermal and electrical performance. A fundamental limitation to such devices is the thermal resistance at the top of the package, which is characterized
θ
JC parameter. The die-to-lid interface thermal resistance is identified as a critical issue for the thermal management of electronic packages. This paper focuses on the effect of the interface material property changes on the interface thermal resistance. The effect of package’s junction to case (Theta-JC or
θ
JC) thermal performance is investigated for bare die, flat lid and cup lid packages using a validated thermal model. Thermal performance of a cup or flat lid attached and bare die packages were investigated for different interface materials. Improved Theta-JC performance was observed for the large die as compared to the smaller die. Several parametric studies were carried out to understand the effects of interface bond line thickness (BLT), different die sizes, the average void size during assembly and thermal conductivity of interface materials on package thermal resistance.</abstract><cop>Kidlington</cop><pub>Elsevier Ltd</pub><doi>10.1016/j.applthermaleng.2008.04.002</doi><tpages>8</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 1359-4311 |
ispartof | Applied thermal engineering, 2009-04, Vol.29 (5), p.822-829 |
issn | 1359-4311 |
language | eng |
recordid | cdi_proquest_miscellaneous_33372241 |
source | Elsevier ScienceDirect Journals |
subjects | Applied sciences Effect of voids Energy Energy. Thermal use of fuels Exact sciences and technology Flip chip BGA Heat transfer Interface thermal resistance Numerical simulation Theoretical studies. Data and constants. Metering Thermal interface Materials |
title | Interface thermal characteristics of flip chip packages – A numerical study |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T10%3A53%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Interface%20thermal%20characteristics%20of%20flip%20chip%20packages%20%E2%80%93%20A%20numerical%20study&rft.jtitle=Applied%20thermal%20engineering&rft.au=Kandasamy,%20Ravi&rft.date=2009-04-01&rft.volume=29&rft.issue=5&rft.spage=822&rft.epage=829&rft.pages=822-829&rft.issn=1359-4311&rft_id=info:doi/10.1016/j.applthermaleng.2008.04.002&rft_dat=%3Cproquest_cross%3E33372241%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=33372241&rft_id=info:pmid/&rft_els_id=S1359431108001944&rfr_iscdi=true |