Exploring configurations of functional units in an out-of-order superscalar processor
This study has been carried out in order to determine cost-effective configurations of functional units for multiple-issue out-of-order superscalar processors. The trace-driven simulations were performed on the six integer and the fourteen floating-point programs from the SPEC 92 suite. We first eva...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 125 |
|---|---|
| container_issue | |
| container_start_page | 117 |
| container_title | |
| container_volume | |
| creator | Jourdan, Stéphan Sainrat, Pascal Litaize, Daniel |
| description | This study has been carried out in order to determine cost-effective configurations of functional units for multiple-issue out-of-order superscalar processors. The trace-driven simulations were performed on the six integer and the fourteen floating-point programs from the SPEC 92 suite. We first evaluate the number of instructions allowed to be concurrently processed by the execution stages of the pipeline. We then apply some restrictions on the execution issue of different instruction classes in order to define these configurations. We conclude that five to nine functional units are necessary to exploit Instruction-Level Parallelism. An important point is that several data cache ports are required in a processor of degree 4 or more. Finally, we report on complementary results on the utilization rate of the functional units. |
| doi_str_mv | 10.1145/223982.224366 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>proquest_6IE</sourceid><recordid>TN_cdi_proquest_miscellaneous_31705481</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>524554</ieee_id><sourcerecordid>31705481</sourcerecordid><originalsourceid>FETCH-LOGICAL-a354t-52095826d343df9fbd2b79a77c7e4fb195cee8afd923f1d55d5a7b38d30136f83</originalsourceid><addsrcrecordid>eNqNkEtLAzEURoMPsNQu3bjKypVT85wkSyn1AQU3FtyFTB4lOp3UZAb03ztlBLfezeV-HL4LB4ArjJYYM35HCFWSLAlhtK5PwIxwwSuB6dspWCghkVRC4VpJfAZmGNW0qsfkAixKeUfjMI4JxjOwXX8d2pRjt4M2dSHuhmz6mLoCU4Bh6OzxMC0cutgXGDtoOpiGvkqhStn5DMtw8LlY05oMDzlZX0rKl-A8mLb4xe-eg-3D-nX1VG1eHp9X95vKUM76ihOkuCS1o4y6oELjSCOUEcIKz0KDFbfeSxOcIjRgx7njRjRUOoowrYOkc3Az9Y6fPwdfer2Pxfq2NZ1PQ9EUC8SZxCN4PYHRe68POe5N_tacMM7ZX4uxe92k9FE0RvpoWU-W9WR5BG__BeomRx_oD76YeSU</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>31705481</pqid></control><display><type>conference_proceeding</type><title>Exploring configurations of functional units in an out-of-order superscalar processor</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Jourdan, Stéphan ; Sainrat, Pascal ; Litaize, Daniel</creator><creatorcontrib>Jourdan, Stéphan ; Sainrat, Pascal ; Litaize, Daniel</creatorcontrib><description>This study has been carried out in order to determine cost-effective configurations of functional units for multiple-issue out-of-order superscalar processors. The trace-driven simulations were performed on the six integer and the fourteen floating-point programs from the SPEC 92 suite. We first evaluate the number of instructions allowed to be concurrently processed by the execution stages of the pipeline. We then apply some restrictions on the execution issue of different instruction classes in order to define these configurations. We conclude that five to nine functional units are necessary to exploit Instruction-Level Parallelism. An important point is that several data cache ports are required in a processor of degree 4 or more. Finally, we report on complementary results on the utilization rate of the functional units.</description><identifier>ISSN: 1063-6897</identifier><identifier>ISSN: 0163-5964</identifier><identifier>ISBN: 9780897916981</identifier><identifier>ISBN: 0897916980</identifier><identifier>EISSN: 2575-713X</identifier><identifier>DOI: 10.1145/223982.224366</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Computer architecture ; Computer systems organization -- Architectures -- Parallel architectures ; Decoding ; Distributed computing ; Hardware -- Electronic design automation -- High-level and register-transfer level synthesis ; Hardware -- Hardware validation -- Functional verification -- Simulation and emulation ; Hardware -- Integrated circuits -- Logic circuits -- Arithmetic and datapath circuits ; Hardware -- Very large scale integration design -- VLSI packaging -- Input -- output styles ; Manufacturing ; Out of order ; Parallel processing ; Permission ; Pipelines ; Upper bound</subject><ispartof>Computer architecture news, 1995, p.117-125</ispartof><rights>1995 ACM</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-a354t-52095826d343df9fbd2b79a77c7e4fb195cee8afd923f1d55d5a7b38d30136f83</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/524554$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,23930,23931,25140,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/524554$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jourdan, Stéphan</creatorcontrib><creatorcontrib>Sainrat, Pascal</creatorcontrib><creatorcontrib>Litaize, Daniel</creatorcontrib><title>Exploring configurations of functional units in an out-of-order superscalar processor</title><title>Computer architecture news</title><addtitle>ISCA</addtitle><description>This study has been carried out in order to determine cost-effective configurations of functional units for multiple-issue out-of-order superscalar processors. The trace-driven simulations were performed on the six integer and the fourteen floating-point programs from the SPEC 92 suite. We first evaluate the number of instructions allowed to be concurrently processed by the execution stages of the pipeline. We then apply some restrictions on the execution issue of different instruction classes in order to define these configurations. We conclude that five to nine functional units are necessary to exploit Instruction-Level Parallelism. An important point is that several data cache ports are required in a processor of degree 4 or more. Finally, we report on complementary results on the utilization rate of the functional units.</description><subject>Computer architecture</subject><subject>Computer systems organization -- Architectures -- Parallel architectures</subject><subject>Decoding</subject><subject>Distributed computing</subject><subject>Hardware -- Electronic design automation -- High-level and register-transfer level synthesis</subject><subject>Hardware -- Hardware validation -- Functional verification -- Simulation and emulation</subject><subject>Hardware -- Integrated circuits -- Logic circuits -- Arithmetic and datapath circuits</subject><subject>Hardware -- Very large scale integration design -- VLSI packaging -- Input -- output styles</subject><subject>Manufacturing</subject><subject>Out of order</subject><subject>Parallel processing</subject><subject>Permission</subject><subject>Pipelines</subject><subject>Upper bound</subject><issn>1063-6897</issn><issn>0163-5964</issn><issn>2575-713X</issn><isbn>9780897916981</isbn><isbn>0897916980</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1995</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNqNkEtLAzEURoMPsNQu3bjKypVT85wkSyn1AQU3FtyFTB4lOp3UZAb03ztlBLfezeV-HL4LB4ArjJYYM35HCFWSLAlhtK5PwIxwwSuB6dspWCghkVRC4VpJfAZmGNW0qsfkAixKeUfjMI4JxjOwXX8d2pRjt4M2dSHuhmz6mLoCU4Bh6OzxMC0cutgXGDtoOpiGvkqhStn5DMtw8LlY05oMDzlZX0rKl-A8mLb4xe-eg-3D-nX1VG1eHp9X95vKUM76ihOkuCS1o4y6oELjSCOUEcIKz0KDFbfeSxOcIjRgx7njRjRUOoowrYOkc3Az9Y6fPwdfer2Pxfq2NZ1PQ9EUC8SZxCN4PYHRe68POe5N_tacMM7ZX4uxe92k9FE0RvpoWU-W9WR5BG__BeomRx_oD76YeSU</recordid><startdate>19950101</startdate><enddate>19950101</enddate><creator>Jourdan, Stéphan</creator><creator>Sainrat, Pascal</creator><creator>Litaize, Daniel</creator><general>ACM</general><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19950101</creationdate><title>Exploring configurations of functional units in an out-of-order superscalar processor</title><author>Jourdan, Stéphan ; Sainrat, Pascal ; Litaize, Daniel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a354t-52095826d343df9fbd2b79a77c7e4fb195cee8afd923f1d55d5a7b38d30136f83</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Computer architecture</topic><topic>Computer systems organization -- Architectures -- Parallel architectures</topic><topic>Decoding</topic><topic>Distributed computing</topic><topic>Hardware -- Electronic design automation -- High-level and register-transfer level synthesis</topic><topic>Hardware -- Hardware validation -- Functional verification -- Simulation and emulation</topic><topic>Hardware -- Integrated circuits -- Logic circuits -- Arithmetic and datapath circuits</topic><topic>Hardware -- Very large scale integration design -- VLSI packaging -- Input -- output styles</topic><topic>Manufacturing</topic><topic>Out of order</topic><topic>Parallel processing</topic><topic>Permission</topic><topic>Pipelines</topic><topic>Upper bound</topic><toplevel>online_resources</toplevel><creatorcontrib>Jourdan, Stéphan</creatorcontrib><creatorcontrib>Sainrat, Pascal</creatorcontrib><creatorcontrib>Litaize, Daniel</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jourdan, Stéphan</au><au>Sainrat, Pascal</au><au>Litaize, Daniel</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Exploring configurations of functional units in an out-of-order superscalar processor</atitle><btitle>Computer architecture news</btitle><stitle>ISCA</stitle><date>1995-01-01</date><risdate>1995</risdate><spage>117</spage><epage>125</epage><pages>117-125</pages><issn>1063-6897</issn><issn>0163-5964</issn><eissn>2575-713X</eissn><isbn>9780897916981</isbn><isbn>0897916980</isbn><abstract>This study has been carried out in order to determine cost-effective configurations of functional units for multiple-issue out-of-order superscalar processors. The trace-driven simulations were performed on the six integer and the fourteen floating-point programs from the SPEC 92 suite. We first evaluate the number of instructions allowed to be concurrently processed by the execution stages of the pipeline. We then apply some restrictions on the execution issue of different instruction classes in order to define these configurations. We conclude that five to nine functional units are necessary to exploit Instruction-Level Parallelism. An important point is that several data cache ports are required in a processor of degree 4 or more. Finally, we report on complementary results on the utilization rate of the functional units.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/223982.224366</doi><tpages>9</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1063-6897 |
| ispartof | Computer architecture news, 1995, p.117-125 |
| issn | 1063-6897 0163-5964 2575-713X |
| language | eng |
| recordid | cdi_proquest_miscellaneous_31705481 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Computer architecture Computer systems organization -- Architectures -- Parallel architectures Decoding Distributed computing Hardware -- Electronic design automation -- High-level and register-transfer level synthesis Hardware -- Hardware validation -- Functional verification -- Simulation and emulation Hardware -- Integrated circuits -- Logic circuits -- Arithmetic and datapath circuits Hardware -- Very large scale integration design -- VLSI packaging -- Input -- output styles Manufacturing Out of order Parallel processing Permission Pipelines Upper bound |
| title | Exploring configurations of functional units in an out-of-order superscalar processor |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T15%3A13%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Exploring%20configurations%20of%20functional%20units%20in%20an%20out-of-order%20superscalar%20processor&rft.btitle=Computer%20architecture%20news&rft.au=Jourdan,%20St%C3%A9phan&rft.date=1995-01-01&rft.spage=117&rft.epage=125&rft.pages=117-125&rft.issn=1063-6897&rft.eissn=2575-713X&rft.isbn=9780897916981&rft.isbn_list=0897916980&rft_id=info:doi/10.1145/223982.224366&rft_dat=%3Cproquest_6IE%3E31705481%3C/proquest_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=31705481&rft_id=info:pmid/&rft_ieee_id=524554&rfr_iscdi=true |