System-level exploration with SpecSyn
We present the SpecSyn system-level design environment supp orting the sp ecify-explor e-refine (SER) designparadigm. This thr ee-step appr oach includes precise specification of system functionality, rapid explor ation of numerous system-level design options, and refinement of the specification int...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 817 |
|---|---|
| container_issue | |
| container_start_page | 812 |
| container_title | |
| container_volume | |
| creator | Gajski, Daniel D. Vahid, Frank Narayan, Sanjiv Gong, Jie |
| description | We present the SpecSyn system-level design environment supp orting the sp ecify-explor e-refine (SER) designparadigm. This thr ee-step appr oach includes precise specification of system functionality, rapid explor ation of numerous system-level design options, and refinement of the specification into one r efle cting the chosen option. A system-level design option c onsists of an allocation of system components like standard and custom processors, and a partitioning of functionality among those components. Focusing on SpecSyn 'sexploration te chniques, we emphasize its two-phase estimation appr oach and highlight experiments using SpecSyn. |
| doi_str_mv | 10.1145/277044.277252 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>proquest_6IE</sourceid><recordid>TN_cdi_proquest_miscellaneous_31612144</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>724583</ieee_id><sourcerecordid>26796080</sourcerecordid><originalsourceid>FETCH-LOGICAL-a346t-8a9b23a621857c7dc054f89fa338b6260c5d24cc3488fab7f936df8350ce492e3</originalsourceid><addsrcrecordid>eNqFkDtPwzAUhS0BEqV0ZGHqAhMp1297RFV5SJUYChKb5bjXIpA0IU6B_nuCgsTYu5zhfDpX-gg5ozCjVMhrpjUIMeuDSXZATsBYbalVQh6SEWhuMgrwckwmKb1Bf0JSbs2IXKx2qcMqK_ETyyl-N2Xd-q6oN9OvonudrhoMq93mlBxFXyac_OWYPN8unub32fLx7mF-s8w8F6rLjLc5414xaqQOeh1Aimhs9JybXDEFQa6ZCIELY6LPdbRcraPhEgIKy5CPyeWw27T1xxZT56oiBSxLv8F6mxynijIqxF6QKW0VGOjB8wEsENE1bVH5duc0E9LwvrwaSh8ql9f1e3IU3K9PN_h0g0-XtwXG_6d7cP4DjQdw8g</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>26796080</pqid></control><display><type>conference_proceeding</type><title>System-level exploration with SpecSyn</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Gajski, Daniel D. ; Vahid, Frank ; Narayan, Sanjiv ; Gong, Jie</creator><contributor>Irwin, M. J.</contributor><creatorcontrib>Gajski, Daniel D. ; Vahid, Frank ; Narayan, Sanjiv ; Gong, Jie ; Irwin, M. J.</creatorcontrib><description>We present the SpecSyn system-level design environment supp orting the sp ecify-explor e-refine (SER) designparadigm. This thr ee-step appr oach includes precise specification of system functionality, rapid explor ation of numerous system-level design options, and refinement of the specification into one r efle cting the chosen option. A system-level design option c onsists of an allocation of system components like standard and custom processors, and a partitioning of functionality among those components. Focusing on SpecSyn 'sexploration te chniques, we emphasize its two-phase estimation appr oach and highlight experiments using SpecSyn.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 0897919645</identifier><identifier>ISBN: 9780897919647</identifier><identifier>DOI: 10.1145/277044.277252</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Applied computing -- Physical sciences and engineering -- Engineering ; Automatic control ; Computational modeling ; Computer architecture ; Computer science ; Computer systems organization -- Dependable and fault-tolerant systems and networks ; General and reference -- Cross-computing tools and techniques -- Performance ; Hardware ; Hardware -- Robustness ; Networks -- Network performance evaluation ; Permission ; Processor scheduling ; Software standards ; System-level design ; Yarn</subject><ispartof>DAC 98: DAC: 35th Annual ACM/IEEE Design Automation Conference, 1998, p.812-817</ispartof><rights>1998 ACM</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-a346t-8a9b23a621857c7dc054f89fa338b6260c5d24cc3488fab7f936df8350ce492e3</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/724583$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,777,781,786,787,2052,27905,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/724583$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><contributor>Irwin, M. J.</contributor><creatorcontrib>Gajski, Daniel D.</creatorcontrib><creatorcontrib>Vahid, Frank</creatorcontrib><creatorcontrib>Narayan, Sanjiv</creatorcontrib><creatorcontrib>Gong, Jie</creatorcontrib><title>System-level exploration with SpecSyn</title><title>DAC 98: DAC: 35th Annual ACM/IEEE Design Automation Conference</title><addtitle>DAC</addtitle><description>We present the SpecSyn system-level design environment supp orting the sp ecify-explor e-refine (SER) designparadigm. This thr ee-step appr oach includes precise specification of system functionality, rapid explor ation of numerous system-level design options, and refinement of the specification into one r efle cting the chosen option. A system-level design option c onsists of an allocation of system components like standard and custom processors, and a partitioning of functionality among those components. Focusing on SpecSyn 'sexploration te chniques, we emphasize its two-phase estimation appr oach and highlight experiments using SpecSyn.</description><subject>Applied computing -- Physical sciences and engineering -- Engineering</subject><subject>Automatic control</subject><subject>Computational modeling</subject><subject>Computer architecture</subject><subject>Computer science</subject><subject>Computer systems organization -- Dependable and fault-tolerant systems and networks</subject><subject>General and reference -- Cross-computing tools and techniques -- Performance</subject><subject>Hardware</subject><subject>Hardware -- Robustness</subject><subject>Networks -- Network performance evaluation</subject><subject>Permission</subject><subject>Processor scheduling</subject><subject>Software standards</subject><subject>System-level design</subject><subject>Yarn</subject><issn>0738-100X</issn><isbn>0897919645</isbn><isbn>9780897919647</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1998</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNqFkDtPwzAUhS0BEqV0ZGHqAhMp1297RFV5SJUYChKb5bjXIpA0IU6B_nuCgsTYu5zhfDpX-gg5ozCjVMhrpjUIMeuDSXZATsBYbalVQh6SEWhuMgrwckwmKb1Bf0JSbs2IXKx2qcMqK_ETyyl-N2Xd-q6oN9OvonudrhoMq93mlBxFXyac_OWYPN8unub32fLx7mF-s8w8F6rLjLc5414xaqQOeh1Aimhs9JybXDEFQa6ZCIELY6LPdbRcraPhEgIKy5CPyeWw27T1xxZT56oiBSxLv8F6mxynijIqxF6QKW0VGOjB8wEsENE1bVH5duc0E9LwvrwaSh8ql9f1e3IU3K9PN_h0g0-XtwXG_6d7cP4DjQdw8g</recordid><startdate>19980101</startdate><enddate>19980101</enddate><creator>Gajski, Daniel D.</creator><creator>Vahid, Frank</creator><creator>Narayan, Sanjiv</creator><creator>Gong, Jie</creator><general>ACM</general><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19980101</creationdate><title>System-level exploration with SpecSyn</title><author>Gajski, Daniel D. ; Vahid, Frank ; Narayan, Sanjiv ; Gong, Jie</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a346t-8a9b23a621857c7dc054f89fa338b6260c5d24cc3488fab7f936df8350ce492e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1998</creationdate><topic>Applied computing -- Physical sciences and engineering -- Engineering</topic><topic>Automatic control</topic><topic>Computational modeling</topic><topic>Computer architecture</topic><topic>Computer science</topic><topic>Computer systems organization -- Dependable and fault-tolerant systems and networks</topic><topic>General and reference -- Cross-computing tools and techniques -- Performance</topic><topic>Hardware</topic><topic>Hardware -- Robustness</topic><topic>Networks -- Network performance evaluation</topic><topic>Permission</topic><topic>Processor scheduling</topic><topic>Software standards</topic><topic>System-level design</topic><topic>Yarn</topic><toplevel>online_resources</toplevel><creatorcontrib>Gajski, Daniel D.</creatorcontrib><creatorcontrib>Vahid, Frank</creatorcontrib><creatorcontrib>Narayan, Sanjiv</creatorcontrib><creatorcontrib>Gong, Jie</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gajski, Daniel D.</au><au>Vahid, Frank</au><au>Narayan, Sanjiv</au><au>Gong, Jie</au><au>Irwin, M. J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>System-level exploration with SpecSyn</atitle><btitle>DAC 98: DAC: 35th Annual ACM/IEEE Design Automation Conference</btitle><stitle>DAC</stitle><date>1998-01-01</date><risdate>1998</risdate><spage>812</spage><epage>817</epage><pages>812-817</pages><issn>0738-100X</issn><isbn>0897919645</isbn><isbn>9780897919647</isbn><abstract>We present the SpecSyn system-level design environment supp orting the sp ecify-explor e-refine (SER) designparadigm. This thr ee-step appr oach includes precise specification of system functionality, rapid explor ation of numerous system-level design options, and refinement of the specification into one r efle cting the chosen option. A system-level design option c onsists of an allocation of system components like standard and custom processors, and a partitioning of functionality among those components. Focusing on SpecSyn 'sexploration te chniques, we emphasize its two-phase estimation appr oach and highlight experiments using SpecSyn.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/277044.277252</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0738-100X |
| ispartof | DAC 98: DAC: 35th Annual ACM/IEEE Design Automation Conference, 1998, p.812-817 |
| issn | 0738-100X |
| language | eng |
| recordid | cdi_proquest_miscellaneous_31612144 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Applied computing -- Physical sciences and engineering -- Engineering Automatic control Computational modeling Computer architecture Computer science Computer systems organization -- Dependable and fault-tolerant systems and networks General and reference -- Cross-computing tools and techniques -- Performance Hardware Hardware -- Robustness Networks -- Network performance evaluation Permission Processor scheduling Software standards System-level design Yarn |
| title | System-level exploration with SpecSyn |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T12%3A44%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=System-level%20exploration%20with%20SpecSyn&rft.btitle=DAC%2098:%20DAC:%2035th%20Annual%20ACM/IEEE%20Design%20Automation%20Conference&rft.au=Gajski,%20Daniel%20D.&rft.date=1998-01-01&rft.spage=812&rft.epage=817&rft.pages=812-817&rft.issn=0738-100X&rft.isbn=0897919645&rft.isbn_list=9780897919647&rft_id=info:doi/10.1145/277044.277252&rft_dat=%3Cproquest_6IE%3E26796080%3C/proquest_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=26796080&rft_id=info:pmid/&rft_ieee_id=724583&rfr_iscdi=true |