Enabling energy efficiency in via-patterned gate array devices

In an attempt to enable the cost-effective production of low-and mid-volume application-specific chips, researchers have proposed a number of so-called structured ASIC architectures. These architectures represent a departure from traditional standard-cell-based ASIC designs in favor of techniques wh...

Ausführliche Beschreibung