Design and performance evaluation of a Programmable Packet Processing Engine (PPE) suitable for high-speed network processors units

In this paper, we present a Programmable Packet Processing Engine suitable for deep header processing in high-speed networking systems. The engine, which has been – fabricated as part of a complete network processor, consists of a typical RISC-CPU, whose register file has been modified in order to s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Microprocessors and microsystems 2007-05, Vol.31 (3), p.188-199
Hauptverfasser: Vlachos, K., Orphanoudakis, T., Papaeftathiou, Y., Nikolaou, N., Pnevmatikatos, D., Konstantoulakis, G., Sanchez-P., J.A.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 199
container_issue 3
container_start_page 188
container_title Microprocessors and microsystems
container_volume 31
creator Vlachos, K.
Orphanoudakis, T.
Papaeftathiou, Y.
Nikolaou, N.
Pnevmatikatos, D.
Konstantoulakis, G.
Sanchez-P., J.A.
description In this paper, we present a Programmable Packet Processing Engine suitable for deep header processing in high-speed networking systems. The engine, which has been – fabricated as part of a complete network processor, consists of a typical RISC-CPU, whose register file has been modified in order to support efficient context switching, and two simple special-purpose processing units. The engine can be used in a number of network processing units (NPUs), as an alternative to the typical design practice of employing a large number of simple general purpose processors, or in any other embedded system designed to process mainly network protocols. To assess the performance of the engine, we have profiled typical networking applications and a series of experiments were carried out. Further, we have compared the performance of our processing engine to that of two widely used NPUs and show that our proposed packet-processing engine can run specific applications up to three times faster. Moreover, the engine is simpler to be fabricated, less complex in terms of hardware complexity, while it can still be very easily programmed.
doi_str_mv 10.1016/j.micpro.2006.09.001
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_29852362</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S0141933106001293</els_id><sourcerecordid>29852362</sourcerecordid><originalsourceid>FETCH-LOGICAL-c337t-7921e6ac5a191be25164b67ff922e85840b8996242737fea3180eca4b9c1c1a73</originalsourceid><addsrcrecordid>eNp9kLtOxDAQRS0EEsvjDyhcISgS_EicuEFCsDwkJLaA2nK8k-AlsYOdgKj5cbKEmmqk0T1XMwehE0pSSqi42KSdNX3wKSNEpESmhNAdtKBlwRKZcbGLFoRmNJGc0310EOOGEJITwRbo-waibRzWbo17CLUPnXYGMHzodtSD9Q77Gmu8Cr4Juut01QJeafMGw3ZnIEbrGrx0jXWAz1ar5TmOox1-c1MbfrXNaxJ7gDV2MHz68Ib7mfMh4tHZIR6hvVq3EY7_5iF6uV0-X98nj093D9dXj4nhvBiSQjIKQptcU0krYDkVWSWKupaMQZmXGalKKQXLWMGLGjSnJQGjs0oaaqgu-CE6nXunA95HiIPqbDTQttqBH6NisswZF2wKZnPQBB9jgFr1wXY6fClK1Na42qjZuNoaV0SqyfiEXc4YTE98WAgqGguTzbUNYAa19vb_gh9XU42D</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>29852362</pqid></control><display><type>article</type><title>Design and performance evaluation of a Programmable Packet Processing Engine (PPE) suitable for high-speed network processors units</title><source>Elsevier ScienceDirect Journals</source><creator>Vlachos, K. ; Orphanoudakis, T. ; Papaeftathiou, Y. ; Nikolaou, N. ; Pnevmatikatos, D. ; Konstantoulakis, G. ; Sanchez-P., J.A.</creator><creatorcontrib>Vlachos, K. ; Orphanoudakis, T. ; Papaeftathiou, Y. ; Nikolaou, N. ; Pnevmatikatos, D. ; Konstantoulakis, G. ; Sanchez-P., J.A.</creatorcontrib><description>In this paper, we present a Programmable Packet Processing Engine suitable for deep header processing in high-speed networking systems. The engine, which has been – fabricated as part of a complete network processor, consists of a typical RISC-CPU, whose register file has been modified in order to support efficient context switching, and two simple special-purpose processing units. The engine can be used in a number of network processing units (NPUs), as an alternative to the typical design practice of employing a large number of simple general purpose processors, or in any other embedded system designed to process mainly network protocols. To assess the performance of the engine, we have profiled typical networking applications and a series of experiments were carried out. Further, we have compared the performance of our processing engine to that of two widely used NPUs and show that our proposed packet-processing engine can run specific applications up to three times faster. Moreover, the engine is simpler to be fabricated, less complex in terms of hardware complexity, while it can still be very easily programmed.</description><identifier>ISSN: 0141-9331</identifier><identifier>EISSN: 1872-9436</identifier><identifier>DOI: 10.1016/j.micpro.2006.09.001</identifier><language>eng</language><publisher>Elsevier B.V</publisher><subject>Embedded networking systems ; Network processor ; Special-purpose processor</subject><ispartof>Microprocessors and microsystems, 2007-05, Vol.31 (3), p.188-199</ispartof><rights>2006 Elsevier B.V.</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c337t-7921e6ac5a191be25164b67ff922e85840b8996242737fea3180eca4b9c1c1a73</citedby><cites>FETCH-LOGICAL-c337t-7921e6ac5a191be25164b67ff922e85840b8996242737fea3180eca4b9c1c1a73</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://www.sciencedirect.com/science/article/pii/S0141933106001293$$EHTML$$P50$$Gelsevier$$H</linktohtml><link.rule.ids>314,776,780,3537,27903,27904,65309</link.rule.ids></links><search><creatorcontrib>Vlachos, K.</creatorcontrib><creatorcontrib>Orphanoudakis, T.</creatorcontrib><creatorcontrib>Papaeftathiou, Y.</creatorcontrib><creatorcontrib>Nikolaou, N.</creatorcontrib><creatorcontrib>Pnevmatikatos, D.</creatorcontrib><creatorcontrib>Konstantoulakis, G.</creatorcontrib><creatorcontrib>Sanchez-P., J.A.</creatorcontrib><title>Design and performance evaluation of a Programmable Packet Processing Engine (PPE) suitable for high-speed network processors units</title><title>Microprocessors and microsystems</title><description>In this paper, we present a Programmable Packet Processing Engine suitable for deep header processing in high-speed networking systems. The engine, which has been – fabricated as part of a complete network processor, consists of a typical RISC-CPU, whose register file has been modified in order to support efficient context switching, and two simple special-purpose processing units. The engine can be used in a number of network processing units (NPUs), as an alternative to the typical design practice of employing a large number of simple general purpose processors, or in any other embedded system designed to process mainly network protocols. To assess the performance of the engine, we have profiled typical networking applications and a series of experiments were carried out. Further, we have compared the performance of our processing engine to that of two widely used NPUs and show that our proposed packet-processing engine can run specific applications up to three times faster. Moreover, the engine is simpler to be fabricated, less complex in terms of hardware complexity, while it can still be very easily programmed.</description><subject>Embedded networking systems</subject><subject>Network processor</subject><subject>Special-purpose processor</subject><issn>0141-9331</issn><issn>1872-9436</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2007</creationdate><recordtype>article</recordtype><recordid>eNp9kLtOxDAQRS0EEsvjDyhcISgS_EicuEFCsDwkJLaA2nK8k-AlsYOdgKj5cbKEmmqk0T1XMwehE0pSSqi42KSdNX3wKSNEpESmhNAdtKBlwRKZcbGLFoRmNJGc0310EOOGEJITwRbo-waibRzWbo17CLUPnXYGMHzodtSD9Q77Gmu8Cr4Juut01QJeafMGw3ZnIEbrGrx0jXWAz1ar5TmOox1-c1MbfrXNaxJ7gDV2MHz68Ib7mfMh4tHZIR6hvVq3EY7_5iF6uV0-X98nj093D9dXj4nhvBiSQjIKQptcU0krYDkVWSWKupaMQZmXGalKKQXLWMGLGjSnJQGjs0oaaqgu-CE6nXunA95HiIPqbDTQttqBH6NisswZF2wKZnPQBB9jgFr1wXY6fClK1Na42qjZuNoaV0SqyfiEXc4YTE98WAgqGguTzbUNYAa19vb_gh9XU42D</recordid><startdate>20070501</startdate><enddate>20070501</enddate><creator>Vlachos, K.</creator><creator>Orphanoudakis, T.</creator><creator>Papaeftathiou, Y.</creator><creator>Nikolaou, N.</creator><creator>Pnevmatikatos, D.</creator><creator>Konstantoulakis, G.</creator><creator>Sanchez-P., J.A.</creator><general>Elsevier B.V</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>F28</scope><scope>FR3</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20070501</creationdate><title>Design and performance evaluation of a Programmable Packet Processing Engine (PPE) suitable for high-speed network processors units</title><author>Vlachos, K. ; Orphanoudakis, T. ; Papaeftathiou, Y. ; Nikolaou, N. ; Pnevmatikatos, D. ; Konstantoulakis, G. ; Sanchez-P., J.A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c337t-7921e6ac5a191be25164b67ff922e85840b8996242737fea3180eca4b9c1c1a73</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Embedded networking systems</topic><topic>Network processor</topic><topic>Special-purpose processor</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Vlachos, K.</creatorcontrib><creatorcontrib>Orphanoudakis, T.</creatorcontrib><creatorcontrib>Papaeftathiou, Y.</creatorcontrib><creatorcontrib>Nikolaou, N.</creatorcontrib><creatorcontrib>Pnevmatikatos, D.</creatorcontrib><creatorcontrib>Konstantoulakis, G.</creatorcontrib><creatorcontrib>Sanchez-P., J.A.</creatorcontrib><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>Microprocessors and microsystems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Vlachos, K.</au><au>Orphanoudakis, T.</au><au>Papaeftathiou, Y.</au><au>Nikolaou, N.</au><au>Pnevmatikatos, D.</au><au>Konstantoulakis, G.</au><au>Sanchez-P., J.A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Design and performance evaluation of a Programmable Packet Processing Engine (PPE) suitable for high-speed network processors units</atitle><jtitle>Microprocessors and microsystems</jtitle><date>2007-05-01</date><risdate>2007</risdate><volume>31</volume><issue>3</issue><spage>188</spage><epage>199</epage><pages>188-199</pages><issn>0141-9331</issn><eissn>1872-9436</eissn><abstract>In this paper, we present a Programmable Packet Processing Engine suitable for deep header processing in high-speed networking systems. The engine, which has been – fabricated as part of a complete network processor, consists of a typical RISC-CPU, whose register file has been modified in order to support efficient context switching, and two simple special-purpose processing units. The engine can be used in a number of network processing units (NPUs), as an alternative to the typical design practice of employing a large number of simple general purpose processors, or in any other embedded system designed to process mainly network protocols. To assess the performance of the engine, we have profiled typical networking applications and a series of experiments were carried out. Further, we have compared the performance of our processing engine to that of two widely used NPUs and show that our proposed packet-processing engine can run specific applications up to three times faster. Moreover, the engine is simpler to be fabricated, less complex in terms of hardware complexity, while it can still be very easily programmed.</abstract><pub>Elsevier B.V</pub><doi>10.1016/j.micpro.2006.09.001</doi><tpages>12</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0141-9331
ispartof Microprocessors and microsystems, 2007-05, Vol.31 (3), p.188-199
issn 0141-9331
1872-9436
language eng
recordid cdi_proquest_miscellaneous_29852362
source Elsevier ScienceDirect Journals
subjects Embedded networking systems
Network processor
Special-purpose processor
title Design and performance evaluation of a Programmable Packet Processing Engine (PPE) suitable for high-speed network processors units
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T00%3A57%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Design%20and%20performance%20evaluation%20of%20a%20Programmable%20Packet%20Processing%20Engine%20(PPE)%20suitable%20for%20high-speed%20network%20processors%20units&rft.jtitle=Microprocessors%20and%20microsystems&rft.au=Vlachos,%20K.&rft.date=2007-05-01&rft.volume=31&rft.issue=3&rft.spage=188&rft.epage=199&rft.pages=188-199&rft.issn=0141-9331&rft.eissn=1872-9436&rft_id=info:doi/10.1016/j.micpro.2006.09.001&rft_dat=%3Cproquest_cross%3E29852362%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=29852362&rft_id=info:pmid/&rft_els_id=S0141933106001293&rfr_iscdi=true