Itanium 2 processor microarchitecture
The Itanium 2 processor extends the processing power of the Itanium processor family with a capable and balanced microarchitecture. Executing up to six instructions at a time, it provides both performance and binary compatibility for Itanium-based applications and operating systems.
Gespeichert in:
| Veröffentlicht in: | IEEE MICRO 2003-03, Vol.23 (2), p.44-55 |
|---|---|
| Hauptverfasser: | , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 55 |
|---|---|
| container_issue | 2 |
| container_start_page | 44 |
| container_title | IEEE MICRO |
| container_volume | 23 |
| creator | McNairy, C. Soltis, D. |
| description | The Itanium 2 processor extends the processing power of the Itanium processor family with a capable and balanced microarchitecture. Executing up to six instructions at a time, it provides both performance and binary compatibility for Itanium-based applications and operating systems. |
| doi_str_mv | 10.1109/MM.2003.1196114 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_28852561</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1196114</ieee_id><sourcerecordid>28852561</sourcerecordid><originalsourceid>FETCH-LOGICAL-c349t-2d35c3ab051d00da5e8a39d52a933af4f480c4231a95f9168435a0d91042e1943</originalsourceid><addsrcrecordid>eNp9kE1Lw0AQhhdRsFbPHrwUQT2lndnZTbJHKX4UGrzoeVk3G0xpmrqbHPz33ZKA4MHTMMwzw7wPY9cIc0RQi6KYcwCKjUoRxQmboKIsESjolE2AZzzBjPg5uwhhAwCSQz5hd6vO7Oq-mfHZ3rfWhdD6WVNb3xpvv-rO2a737pKdVWYb3NVYp-zj-el9-Zqs315Wy8d1YkmoLuElSUvmEySWAKWRLjekSsmNIjKVqEQOVnBCo2SlMM0FSQOlQhDcoRI0ZQ_D3fjLd-9Cp5s6WLfdmp1r-6AVYJpFnEfy_l-S57nkMsUI3v4BN23vdzGFjqIoAyUhQosBirlD8K7Se183xv9oBH20q4tCH-3q0W7cuBk2aufcLz1ODx-rcj8</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>196370950</pqid></control><display><type>article</type><title>Itanium 2 processor microarchitecture</title><source>IEEE Electronic Library (IEL)</source><creator>McNairy, C. ; Soltis, D.</creator><creatorcontrib>McNairy, C. ; Soltis, D.</creatorcontrib><description>The Itanium 2 processor extends the processing power of the Itanium processor family with a capable and balanced microarchitecture. Executing up to six instructions at a time, it provides both performance and binary compatibility for Itanium-based applications and operating systems.</description><identifier>ISSN: 0272-1732</identifier><identifier>EISSN: 1937-4143</identifier><identifier>DOI: 10.1109/MM.2003.1196114</identifier><identifier>CODEN: IEMIDZ</identifier><language>eng</language><publisher>Los Alamitos: IEEE</publisher><subject>Balancing ; Binary systems ; Computer architecture ; Frequency ; Hazards ; Logic ; Microarchitecture ; Microprocessors ; Operating systems ; Pipelines ; Process design ; Scalability ; Supercomputers ; Web server ; Workstations</subject><ispartof>IEEE MICRO, 2003-03, Vol.23 (2), p.44-55</ispartof><rights>Copyright Institute of Electrical and Electronics Engineers, Inc. (IEEE) Mar/Apr 2003</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c349t-2d35c3ab051d00da5e8a39d52a933af4f480c4231a95f9168435a0d91042e1943</citedby><cites>FETCH-LOGICAL-c349t-2d35c3ab051d00da5e8a39d52a933af4f480c4231a95f9168435a0d91042e1943</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1196114$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27903,27904,54737</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1196114$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>McNairy, C.</creatorcontrib><creatorcontrib>Soltis, D.</creatorcontrib><title>Itanium 2 processor microarchitecture</title><title>IEEE MICRO</title><addtitle>MM</addtitle><description>The Itanium 2 processor extends the processing power of the Itanium processor family with a capable and balanced microarchitecture. Executing up to six instructions at a time, it provides both performance and binary compatibility for Itanium-based applications and operating systems.</description><subject>Balancing</subject><subject>Binary systems</subject><subject>Computer architecture</subject><subject>Frequency</subject><subject>Hazards</subject><subject>Logic</subject><subject>Microarchitecture</subject><subject>Microprocessors</subject><subject>Operating systems</subject><subject>Pipelines</subject><subject>Process design</subject><subject>Scalability</subject><subject>Supercomputers</subject><subject>Web server</subject><subject>Workstations</subject><issn>0272-1732</issn><issn>1937-4143</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2003</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNp9kE1Lw0AQhhdRsFbPHrwUQT2lndnZTbJHKX4UGrzoeVk3G0xpmrqbHPz33ZKA4MHTMMwzw7wPY9cIc0RQi6KYcwCKjUoRxQmboKIsESjolE2AZzzBjPg5uwhhAwCSQz5hd6vO7Oq-mfHZ3rfWhdD6WVNb3xpvv-rO2a737pKdVWYb3NVYp-zj-el9-Zqs315Wy8d1YkmoLuElSUvmEySWAKWRLjekSsmNIjKVqEQOVnBCo2SlMM0FSQOlQhDcoRI0ZQ_D3fjLd-9Cp5s6WLfdmp1r-6AVYJpFnEfy_l-S57nkMsUI3v4BN23vdzGFjqIoAyUhQosBirlD8K7Se183xv9oBH20q4tCH-3q0W7cuBk2aufcLz1ODx-rcj8</recordid><startdate>20030301</startdate><enddate>20030301</enddate><creator>McNairy, C.</creator><creator>Soltis, D.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20030301</creationdate><title>Itanium 2 processor microarchitecture</title><author>McNairy, C. ; Soltis, D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c349t-2d35c3ab051d00da5e8a39d52a933af4f480c4231a95f9168435a0d91042e1943</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Balancing</topic><topic>Binary systems</topic><topic>Computer architecture</topic><topic>Frequency</topic><topic>Hazards</topic><topic>Logic</topic><topic>Microarchitecture</topic><topic>Microprocessors</topic><topic>Operating systems</topic><topic>Pipelines</topic><topic>Process design</topic><topic>Scalability</topic><topic>Supercomputers</topic><topic>Web server</topic><topic>Workstations</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>McNairy, C.</creatorcontrib><creatorcontrib>Soltis, D.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE MICRO</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McNairy, C.</au><au>Soltis, D.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Itanium 2 processor microarchitecture</atitle><jtitle>IEEE MICRO</jtitle><stitle>MM</stitle><date>2003-03-01</date><risdate>2003</risdate><volume>23</volume><issue>2</issue><spage>44</spage><epage>55</epage><pages>44-55</pages><issn>0272-1732</issn><eissn>1937-4143</eissn><coden>IEMIDZ</coden><abstract>The Itanium 2 processor extends the processing power of the Itanium processor family with a capable and balanced microarchitecture. Executing up to six instructions at a time, it provides both performance and binary compatibility for Itanium-based applications and operating systems.</abstract><cop>Los Alamitos</cop><pub>IEEE</pub><doi>10.1109/MM.2003.1196114</doi><tpages>12</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0272-1732 |
| ispartof | IEEE MICRO, 2003-03, Vol.23 (2), p.44-55 |
| issn | 0272-1732 1937-4143 |
| language | eng |
| recordid | cdi_proquest_miscellaneous_28852561 |
| source | IEEE Electronic Library (IEL) |
| subjects | Balancing Binary systems Computer architecture Frequency Hazards Logic Microarchitecture Microprocessors Operating systems Pipelines Process design Scalability Supercomputers Web server Workstations |
| title | Itanium 2 processor microarchitecture |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T13%3A04%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Itanium%202%20processor%20microarchitecture&rft.jtitle=IEEE%20MICRO&rft.au=McNairy,%20C.&rft.date=2003-03-01&rft.volume=23&rft.issue=2&rft.spage=44&rft.epage=55&rft.pages=44-55&rft.issn=0272-1732&rft.eissn=1937-4143&rft.coden=IEMIDZ&rft_id=info:doi/10.1109/MM.2003.1196114&rft_dat=%3Cproquest_RIE%3E28852561%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=196370950&rft_id=info:pmid/&rft_ieee_id=1196114&rfr_iscdi=true |