The design of an SRAM-based field-programmable gate array. I. Architecture
Field-programmable gate arrays (FPGAs) are now widely used for the implementation of digital systems, and many commercial architectures are available. Although the literature and data books contain detailed descriptions of these architectures, there is very little information on how the high-level a...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on very large scale integration (VLSI) systems 1999-06, Vol.7 (2), p.191-197 |
---|---|
Hauptverfasser: | , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 197 |
---|---|
container_issue | 2 |
container_start_page | 191 |
container_title | IEEE transactions on very large scale integration (VLSI) systems |
container_volume | 7 |
creator | Chow, P. Soon Ong Seo Rose, J. Chung, K. Paez-Monzon, G. Rahardja, I. |
description | Field-programmable gate arrays (FPGAs) are now widely used for the implementation of digital systems, and many commercial architectures are available. Although the literature and data books contain detailed descriptions of these architectures, there is very little information on how the high-level architecture was chosen, and no information on the circuit-level or physical design of the devices. This paper describes the high-level architectural design of a static-random-access memory programmable FPGA. A forthcoming Part II will address the circuit design issues through to the physical layout. The logic block and routing architecture of the FPGA was determined through experimentation with benchmark circuits and custom-built computer-aided design tools. The resulting logic block is an asymmetric tree of four-input lookup tables that are hard-wired together and a segmented routing architecture with a carefully chosen segment length distribution. |
doi_str_mv | 10.1109/92.766746 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_28678702</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>766746</ieee_id><sourcerecordid>919944080</sourcerecordid><originalsourceid>FETCH-LOGICAL-c2220-fbee94dc23d84ca63414de3c18e5f74b458e6ace6aaa9d8c7f68ece5ec64040a3</originalsourceid><addsrcrecordid>eNp90EtLw0AQAOBFFKzVg1dPe1I8JO5uNvs4luKTiqD1HCabSRtJmrqbHvrvXUnx6MAwA_MxDEPIJWcp58zeWZFqpbRUR2TC81wnNsZx7JnKEiM4OyVnIXwxxqW0bEJelmukFYZmtaF9TWFDP95nr0kJAStaN9hWydb3Kw9dB2WLdAUDUvAe9il9TunMu3UzoBt2Hs_JSQ1twItDnZLPh_vl_ClZvD0-z2eLxAkhWFKXiFZWTmSVkQ5UJrmsMHPcYF5rWcrcoAIXE8BWxulaGXSYo1OSSQbZlNyMe-Nh3zsMQ9E1wWHbwgb7XSgst1ZKZliU1_9KYZQ2mokIb0fofB-Cx7rY-qYDvy84K37_WlhRjH-N9mq0DSL-ucPwB2xJcc4</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>28678702</pqid></control><display><type>article</type><title>The design of an SRAM-based field-programmable gate array. I. Architecture</title><source>IEEE Electronic Library Online</source><creator>Chow, P. ; Soon Ong Seo ; Rose, J. ; Chung, K. ; Paez-Monzon, G. ; Rahardja, I.</creator><creatorcontrib>Chow, P. ; Soon Ong Seo ; Rose, J. ; Chung, K. ; Paez-Monzon, G. ; Rahardja, I.</creatorcontrib><description>Field-programmable gate arrays (FPGAs) are now widely used for the implementation of digital systems, and many commercial architectures are available. Although the literature and data books contain detailed descriptions of these architectures, there is very little information on how the high-level architecture was chosen, and no information on the circuit-level or physical design of the devices. This paper describes the high-level architectural design of a static-random-access memory programmable FPGA. A forthcoming Part II will address the circuit design issues through to the physical layout. The logic block and routing architecture of the FPGA was determined through experimentation with benchmark circuits and custom-built computer-aided design tools. The resulting logic block is an asymmetric tree of four-input lookup tables that are hard-wired together and a segmented routing architecture with a carefully chosen segment length distribution.</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/92.766746</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>IEEE</publisher><subject>Architecture ; Blocking ; Circuit design ; Circuit synthesis ; Computer architecture ; Design automation ; Design engineering ; Digital systems ; Field programmable gate arrays ; Gate arrays ; Logic ; Logic circuits ; Logic design ; Logic devices ; Routing ; Very large scale integration</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 1999-06, Vol.7 (2), p.191-197</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c2220-fbee94dc23d84ca63414de3c18e5f74b458e6ace6aaa9d8c7f68ece5ec64040a3</citedby><cites>FETCH-LOGICAL-c2220-fbee94dc23d84ca63414de3c18e5f74b458e6ace6aaa9d8c7f68ece5ec64040a3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/766746$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/766746$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chow, P.</creatorcontrib><creatorcontrib>Soon Ong Seo</creatorcontrib><creatorcontrib>Rose, J.</creatorcontrib><creatorcontrib>Chung, K.</creatorcontrib><creatorcontrib>Paez-Monzon, G.</creatorcontrib><creatorcontrib>Rahardja, I.</creatorcontrib><title>The design of an SRAM-based field-programmable gate array. I. Architecture</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>Field-programmable gate arrays (FPGAs) are now widely used for the implementation of digital systems, and many commercial architectures are available. Although the literature and data books contain detailed descriptions of these architectures, there is very little information on how the high-level architecture was chosen, and no information on the circuit-level or physical design of the devices. This paper describes the high-level architectural design of a static-random-access memory programmable FPGA. A forthcoming Part II will address the circuit design issues through to the physical layout. The logic block and routing architecture of the FPGA was determined through experimentation with benchmark circuits and custom-built computer-aided design tools. The resulting logic block is an asymmetric tree of four-input lookup tables that are hard-wired together and a segmented routing architecture with a carefully chosen segment length distribution.</description><subject>Architecture</subject><subject>Blocking</subject><subject>Circuit design</subject><subject>Circuit synthesis</subject><subject>Computer architecture</subject><subject>Design automation</subject><subject>Design engineering</subject><subject>Digital systems</subject><subject>Field programmable gate arrays</subject><subject>Gate arrays</subject><subject>Logic</subject><subject>Logic circuits</subject><subject>Logic design</subject><subject>Logic devices</subject><subject>Routing</subject><subject>Very large scale integration</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1999</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNp90EtLw0AQAOBFFKzVg1dPe1I8JO5uNvs4luKTiqD1HCabSRtJmrqbHvrvXUnx6MAwA_MxDEPIJWcp58zeWZFqpbRUR2TC81wnNsZx7JnKEiM4OyVnIXwxxqW0bEJelmukFYZmtaF9TWFDP95nr0kJAStaN9hWydb3Kw9dB2WLdAUDUvAe9il9TunMu3UzoBt2Hs_JSQ1twItDnZLPh_vl_ClZvD0-z2eLxAkhWFKXiFZWTmSVkQ5UJrmsMHPcYF5rWcrcoAIXE8BWxulaGXSYo1OSSQbZlNyMe-Nh3zsMQ9E1wWHbwgb7XSgst1ZKZliU1_9KYZQ2mokIb0fofB-Cx7rY-qYDvy84K37_WlhRjH-N9mq0DSL-ucPwB2xJcc4</recordid><startdate>19990601</startdate><enddate>19990601</enddate><creator>Chow, P.</creator><creator>Soon Ong Seo</creator><creator>Rose, J.</creator><creator>Chung, K.</creator><creator>Paez-Monzon, G.</creator><creator>Rahardja, I.</creator><general>IEEE</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>19990601</creationdate><title>The design of an SRAM-based field-programmable gate array. I. Architecture</title><author>Chow, P. ; Soon Ong Seo ; Rose, J. ; Chung, K. ; Paez-Monzon, G. ; Rahardja, I.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c2220-fbee94dc23d84ca63414de3c18e5f74b458e6ace6aaa9d8c7f68ece5ec64040a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Architecture</topic><topic>Blocking</topic><topic>Circuit design</topic><topic>Circuit synthesis</topic><topic>Computer architecture</topic><topic>Design automation</topic><topic>Design engineering</topic><topic>Digital systems</topic><topic>Field programmable gate arrays</topic><topic>Gate arrays</topic><topic>Logic</topic><topic>Logic circuits</topic><topic>Logic design</topic><topic>Logic devices</topic><topic>Routing</topic><topic>Very large scale integration</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chow, P.</creatorcontrib><creatorcontrib>Soon Ong Seo</creatorcontrib><creatorcontrib>Rose, J.</creatorcontrib><creatorcontrib>Chung, K.</creatorcontrib><creatorcontrib>Paez-Monzon, G.</creatorcontrib><creatorcontrib>Rahardja, I.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) Online</collection><collection>IEEE Electronic Library Online</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chow, P.</au><au>Soon Ong Seo</au><au>Rose, J.</au><au>Chung, K.</au><au>Paez-Monzon, G.</au><au>Rahardja, I.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>The design of an SRAM-based field-programmable gate array. I. Architecture</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>1999-06-01</date><risdate>1999</risdate><volume>7</volume><issue>2</issue><spage>191</spage><epage>197</epage><pages>191-197</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>Field-programmable gate arrays (FPGAs) are now widely used for the implementation of digital systems, and many commercial architectures are available. Although the literature and data books contain detailed descriptions of these architectures, there is very little information on how the high-level architecture was chosen, and no information on the circuit-level or physical design of the devices. This paper describes the high-level architectural design of a static-random-access memory programmable FPGA. A forthcoming Part II will address the circuit design issues through to the physical layout. The logic block and routing architecture of the FPGA was determined through experimentation with benchmark circuits and custom-built computer-aided design tools. The resulting logic block is an asymmetric tree of four-input lookup tables that are hard-wired together and a segmented routing architecture with a carefully chosen segment length distribution.</abstract><pub>IEEE</pub><doi>10.1109/92.766746</doi><tpages>7</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1063-8210 |
ispartof | IEEE transactions on very large scale integration (VLSI) systems, 1999-06, Vol.7 (2), p.191-197 |
issn | 1063-8210 1557-9999 |
language | eng |
recordid | cdi_proquest_miscellaneous_28678702 |
source | IEEE Electronic Library Online |
subjects | Architecture Blocking Circuit design Circuit synthesis Computer architecture Design automation Design engineering Digital systems Field programmable gate arrays Gate arrays Logic Logic circuits Logic design Logic devices Routing Very large scale integration |
title | The design of an SRAM-based field-programmable gate array. I. Architecture |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T07%3A04%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=The%20design%20of%20an%20SRAM-based%20field-programmable%20gate%20array.%20I.%20Architecture&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Chow,%20P.&rft.date=1999-06-01&rft.volume=7&rft.issue=2&rft.spage=191&rft.epage=197&rft.pages=191-197&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/92.766746&rft_dat=%3Cproquest_RIE%3E919944080%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=28678702&rft_id=info:pmid/&rft_ieee_id=766746&rfr_iscdi=true |