Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits

For the synthesis of ASIC design that interface with external signals and events, timing constraints and operations with unbounded delays, i.e. delays unknown at compile time, must be considered. The authors present a relative scheduling formulation that supports operations with fixed and unbounded...

Ausführliche Beschreibung