A high-performance directly insertable self-aligned ultra-radiation-hard and enhanced isolation field-oxide technology for gigahertz Si-CMOS VLSI

A field-oxide structure for radiation-hard CMOS VLSI is described. It is a three-layer structure consisting of a thin thermal oxide, a doped polysilicon sheet deposited on the thin oxide, and a thick CVD oxide layer deposited on the polysilicon. The polysilicon sheet is maintained at the substrate p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 1989-01, Vol.10 (1), p.17-19
Hauptverfasser: Manchanda, L., Hillenius, S.J., Lynch, W.T., Cong, H.I.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 19
container_issue 1
container_start_page 17
container_title IEEE electron device letters
container_volume 10
creator Manchanda, L.
Hillenius, S.J.
Lynch, W.T.
Cong, H.I.
description A field-oxide structure for radiation-hard CMOS VLSI is described. It is a three-layer structure consisting of a thin thermal oxide, a doped polysilicon sheet deposited on the thin oxide, and a thick CVD oxide layer deposited on the polysilicon. The polysilicon sheet is maintained at the substrate potential by, e.g. using n-type poly-Si over the n-tub and p-type poly-Si over the p-tub or p-substrate and allowing contacts to be made through the thin oxide. The small effective electrical thickness of the thin oxide combined with the ground potential of the polysilicon enhances the radiation hardness and maintains good isolation even at radiation levels as high as 10/sup 8/ rads and above. This structure is self-aligned to the active regions and directly insertable into a submicrometer CMOS VLSI without any changes in the circuit design. The circuits made with this technology can operate at 2.5-3 GHz even after a total dose of 50-100 Mrad.< >
doi_str_mv 10.1109/55.31667
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_28326423</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>31667</ieee_id><sourcerecordid>28326423</sourcerecordid><originalsourceid>FETCH-LOGICAL-c365t-3c9c2951320e7cf21b7cf5cfcfc425de391fbe5c3d76449367f2220aaa928e733</originalsourceid><addsrcrecordid>eNqNkU9rGzEQxUVJoE5S6LU3HULpRan-y3sMpk0CLjm47XWRpdGugrxypTXE-Rb9xlnHIecwMHN4P96DeQh9ZvSKMdp8V-pKMK3NBzRjSs0JVVqcoBk1khHBqP6Izmp9oJRJaeQM_b_Gfex6soUSctnYwQH2sYAb0x7HoUIZ7ToBrpACsSl2A3i8S2OxpFgf7RjzQHpbPLaDxzD0BwePY83pRcMhQvIkP0YPeATXDznlbo-nMNzFzvZTwBNeRbL4db_Cf5eruwt0Gmyq8On1nqM_P3_8XtyS5f3N3eJ6SZzQaiTCNY43iglOwbjA2XrayoVpJFceRMPCGpQT3mgpG6FN4JxTa23D52CEOEdfj77bkv_toI7tJlYHKdkB8q62fC64lvwdoOJScSXfBTJB9QR-O4Ku5FoLhHZb4saWfctoe2ixVap9aXFCL189bXU2hTL9N9Y33nBlGnHAvhyxCABv6tHiGZ2YpVs</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>25241306</pqid></control><display><type>article</type><title>A high-performance directly insertable self-aligned ultra-radiation-hard and enhanced isolation field-oxide technology for gigahertz Si-CMOS VLSI</title><source>IEEE Electronic Library (IEL)</source><creator>Manchanda, L. ; Hillenius, S.J. ; Lynch, W.T. ; Cong, H.I.</creator><creatorcontrib>Manchanda, L. ; Hillenius, S.J. ; Lynch, W.T. ; Cong, H.I.</creatorcontrib><description>A field-oxide structure for radiation-hard CMOS VLSI is described. It is a three-layer structure consisting of a thin thermal oxide, a doped polysilicon sheet deposited on the thin oxide, and a thick CVD oxide layer deposited on the polysilicon. The polysilicon sheet is maintained at the substrate potential by, e.g. using n-type poly-Si over the n-tub and p-type poly-Si over the p-tub or p-substrate and allowing contacts to be made through the thin oxide. The small effective electrical thickness of the thin oxide combined with the ground potential of the polysilicon enhances the radiation hardness and maintains good isolation even at radiation levels as high as 10/sup 8/ rads and above. This structure is self-aligned to the active regions and directly insertable into a submicrometer CMOS VLSI without any changes in the circuit design. The circuits made with this technology can operate at 2.5-3 GHz even after a total dose of 50-100 Mrad.&lt; &gt;</description><identifier>ISSN: 0741-3106</identifier><identifier>EISSN: 1558-0563</identifier><identifier>DOI: 10.1109/55.31667</identifier><identifier>CODEN: EDLEDZ</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Circuit synthesis ; CMOS process ; CMOS technology ; Contacts ; Electronics ; Exact sciences and technology ; Integrated circuit technology ; Integrated circuits ; Isolation technology ; MOS devices ; MOSFETs ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Threshold voltage ; Very large scale integration</subject><ispartof>IEEE electron device letters, 1989-01, Vol.10 (1), p.17-19</ispartof><rights>1989 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c365t-3c9c2951320e7cf21b7cf5cfcfc425de391fbe5c3d76449367f2220aaa928e733</citedby><cites>FETCH-LOGICAL-c365t-3c9c2951320e7cf21b7cf5cfcfc425de391fbe5c3d76449367f2220aaa928e733</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/31667$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,4010,27900,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/31667$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=7257937$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Manchanda, L.</creatorcontrib><creatorcontrib>Hillenius, S.J.</creatorcontrib><creatorcontrib>Lynch, W.T.</creatorcontrib><creatorcontrib>Cong, H.I.</creatorcontrib><title>A high-performance directly insertable self-aligned ultra-radiation-hard and enhanced isolation field-oxide technology for gigahertz Si-CMOS VLSI</title><title>IEEE electron device letters</title><addtitle>LED</addtitle><description>A field-oxide structure for radiation-hard CMOS VLSI is described. It is a three-layer structure consisting of a thin thermal oxide, a doped polysilicon sheet deposited on the thin oxide, and a thick CVD oxide layer deposited on the polysilicon. The polysilicon sheet is maintained at the substrate potential by, e.g. using n-type poly-Si over the n-tub and p-type poly-Si over the p-tub or p-substrate and allowing contacts to be made through the thin oxide. The small effective electrical thickness of the thin oxide combined with the ground potential of the polysilicon enhances the radiation hardness and maintains good isolation even at radiation levels as high as 10/sup 8/ rads and above. This structure is self-aligned to the active regions and directly insertable into a submicrometer CMOS VLSI without any changes in the circuit design. The circuits made with this technology can operate at 2.5-3 GHz even after a total dose of 50-100 Mrad.&lt; &gt;</description><subject>Applied sciences</subject><subject>Circuit synthesis</subject><subject>CMOS process</subject><subject>CMOS technology</subject><subject>Contacts</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuit technology</subject><subject>Integrated circuits</subject><subject>Isolation technology</subject><subject>MOS devices</subject><subject>MOSFETs</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Threshold voltage</subject><subject>Very large scale integration</subject><issn>0741-3106</issn><issn>1558-0563</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1989</creationdate><recordtype>article</recordtype><recordid>eNqNkU9rGzEQxUVJoE5S6LU3HULpRan-y3sMpk0CLjm47XWRpdGugrxypTXE-Rb9xlnHIecwMHN4P96DeQh9ZvSKMdp8V-pKMK3NBzRjSs0JVVqcoBk1khHBqP6Izmp9oJRJaeQM_b_Gfex6soUSctnYwQH2sYAb0x7HoUIZ7ToBrpACsSl2A3i8S2OxpFgf7RjzQHpbPLaDxzD0BwePY83pRcMhQvIkP0YPeATXDznlbo-nMNzFzvZTwBNeRbL4db_Cf5eruwt0Gmyq8On1nqM_P3_8XtyS5f3N3eJ6SZzQaiTCNY43iglOwbjA2XrayoVpJFceRMPCGpQT3mgpG6FN4JxTa23D52CEOEdfj77bkv_toI7tJlYHKdkB8q62fC64lvwdoOJScSXfBTJB9QR-O4Ku5FoLhHZb4saWfctoe2ixVap9aXFCL189bXU2hTL9N9Y33nBlGnHAvhyxCABv6tHiGZ2YpVs</recordid><startdate>198901</startdate><enddate>198901</enddate><creator>Manchanda, L.</creator><creator>Hillenius, S.J.</creator><creator>Lynch, W.T.</creator><creator>Cong, H.I.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>8FD</scope><scope>H8D</scope><scope>L7M</scope><scope>7SP</scope></search><sort><creationdate>198901</creationdate><title>A high-performance directly insertable self-aligned ultra-radiation-hard and enhanced isolation field-oxide technology for gigahertz Si-CMOS VLSI</title><author>Manchanda, L. ; Hillenius, S.J. ; Lynch, W.T. ; Cong, H.I.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c365t-3c9c2951320e7cf21b7cf5cfcfc425de391fbe5c3d76449367f2220aaa928e733</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1989</creationdate><topic>Applied sciences</topic><topic>Circuit synthesis</topic><topic>CMOS process</topic><topic>CMOS technology</topic><topic>Contacts</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuit technology</topic><topic>Integrated circuits</topic><topic>Isolation technology</topic><topic>MOS devices</topic><topic>MOSFETs</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Threshold voltage</topic><topic>Very large scale integration</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Manchanda, L.</creatorcontrib><creatorcontrib>Hillenius, S.J.</creatorcontrib><creatorcontrib>Lynch, W.T.</creatorcontrib><creatorcontrib>Cong, H.I.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Technology Research Database</collection><collection>Aerospace Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Electronics &amp; Communications Abstracts</collection><jtitle>IEEE electron device letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Manchanda, L.</au><au>Hillenius, S.J.</au><au>Lynch, W.T.</au><au>Cong, H.I.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A high-performance directly insertable self-aligned ultra-radiation-hard and enhanced isolation field-oxide technology for gigahertz Si-CMOS VLSI</atitle><jtitle>IEEE electron device letters</jtitle><stitle>LED</stitle><date>1989-01</date><risdate>1989</risdate><volume>10</volume><issue>1</issue><spage>17</spage><epage>19</epage><pages>17-19</pages><issn>0741-3106</issn><eissn>1558-0563</eissn><coden>EDLEDZ</coden><abstract>A field-oxide structure for radiation-hard CMOS VLSI is described. It is a three-layer structure consisting of a thin thermal oxide, a doped polysilicon sheet deposited on the thin oxide, and a thick CVD oxide layer deposited on the polysilicon. The polysilicon sheet is maintained at the substrate potential by, e.g. using n-type poly-Si over the n-tub and p-type poly-Si over the p-tub or p-substrate and allowing contacts to be made through the thin oxide. The small effective electrical thickness of the thin oxide combined with the ground potential of the polysilicon enhances the radiation hardness and maintains good isolation even at radiation levels as high as 10/sup 8/ rads and above. This structure is self-aligned to the active regions and directly insertable into a submicrometer CMOS VLSI without any changes in the circuit design. The circuits made with this technology can operate at 2.5-3 GHz even after a total dose of 50-100 Mrad.&lt; &gt;</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/55.31667</doi><tpages>3</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0741-3106
ispartof IEEE electron device letters, 1989-01, Vol.10 (1), p.17-19
issn 0741-3106
1558-0563
language eng
recordid cdi_proquest_miscellaneous_28326423
source IEEE Electronic Library (IEL)
subjects Applied sciences
Circuit synthesis
CMOS process
CMOS technology
Contacts
Electronics
Exact sciences and technology
Integrated circuit technology
Integrated circuits
Isolation technology
MOS devices
MOSFETs
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Threshold voltage
Very large scale integration
title A high-performance directly insertable self-aligned ultra-radiation-hard and enhanced isolation field-oxide technology for gigahertz Si-CMOS VLSI
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T20%3A15%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20high-performance%20directly%20insertable%20self-aligned%20ultra-radiation-hard%20and%20enhanced%20isolation%20field-oxide%20technology%20for%20gigahertz%20Si-CMOS%20VLSI&rft.jtitle=IEEE%20electron%20device%20letters&rft.au=Manchanda,%20L.&rft.date=1989-01&rft.volume=10&rft.issue=1&rft.spage=17&rft.epage=19&rft.pages=17-19&rft.issn=0741-3106&rft.eissn=1558-0563&rft.coden=EDLEDZ&rft_id=info:doi/10.1109/55.31667&rft_dat=%3Cproquest_RIE%3E28326423%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=25241306&rft_id=info:pmid/&rft_ieee_id=31667&rfr_iscdi=true