A 100 MHz 2-D 8x 8 DCT/IDCT processor for HDTV applications

A 100 MHz 2-D 8x 8 DCT/IDCT processor for HDTV applications

This paper discusses the design of a combined DCT/IDCT CMOS integrated circuit for real time processing of HDTV signals. The processor operates on 8x8 blocks. Inputs include the blocked pixels that are scanned one pixel at a time, and external control signals that control the forward or inverse mode...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems for video technology 1995-04, Vol.5 (2), p.158-165
Hauptverfasser: Madisetti, A, Willson, A N
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 165
container_issue 2
container_start_page 158
container_title IEEE transactions on circuits and systems for video technology
container_volume 5
creator Madisetti, A
Willson, A N
description This paper discusses the design of a combined DCT/IDCT CMOS integrated circuit for real time processing of HDTV signals. The processor operates on 8x8 blocks. Inputs include the blocked pixels that are scanned one pixel at a time, and external control signals that control the forward or inverse modes of operation. Input pixels have a precision of 9-b for the DCT and 12-b for the IDCT. The layout has been generated with a 0.8 mum CMOS library using the Mentor Graphics GDT tools and measures under 10 mm(2). Critical path simulation indicates a maximum input sample rate of 100 MHz
doi_str_mv 10.1109/76.388064
format Article
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_28173754</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>28173754</sourcerecordid><originalsourceid>FETCH-proquest_miscellaneous_281737543</originalsourceid><addsrcrecordid>eNqNi70OgjAURjtoIv4MvsGd3MBeKLTGyYAGBzfiShpSEkylyIXE-PQy-AAO3znL-RjbIg8Q-WEvkyBSiidixjzkMfoqxHjBlkQPzlEoIT12PAFyDrf8A6GfgXqDgiwt9tcJ0PWuMkSuh3panhV30F1nm0oPjWtpzea1tmQ2P6_Y7nIu0tyffq_R0FA-G6qMtbo1bqQyVCgjGYvo7_ALf0U5cw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>28173754</pqid></control><display><type>article</type><title>A 100 MHz 2-D 8x 8 DCT/IDCT processor for HDTV applications</title><source>IEEE Electronic Library (IEL)</source><creator>Madisetti, A ; Willson, A N</creator><creatorcontrib>Madisetti, A ; Willson, A N</creatorcontrib><description>This paper discusses the design of a combined DCT/IDCT CMOS integrated circuit for real time processing of HDTV signals. The processor operates on 8x8 blocks. Inputs include the blocked pixels that are scanned one pixel at a time, and external control signals that control the forward or inverse modes of operation. Input pixels have a precision of 9-b for the DCT and 12-b for the IDCT. The layout has been generated with a 0.8 mum CMOS library using the Mentor Graphics GDT tools and measures under 10 mm(2). Critical path simulation indicates a maximum input sample rate of 100 MHz</description><identifier>ISSN: 1051-8215</identifier><identifier>DOI: 10.1109/76.388064</identifier><language>eng</language><ispartof>IEEE transactions on circuits and systems for video technology, 1995-04, Vol.5 (2), p.158-165</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Madisetti, A</creatorcontrib><creatorcontrib>Willson, A N</creatorcontrib><title>A 100 MHz 2-D 8x 8 DCT/IDCT processor for HDTV applications</title><title>IEEE transactions on circuits and systems for video technology</title><description>This paper discusses the design of a combined DCT/IDCT CMOS integrated circuit for real time processing of HDTV signals. The processor operates on 8x8 blocks. Inputs include the blocked pixels that are scanned one pixel at a time, and external control signals that control the forward or inverse modes of operation. Input pixels have a precision of 9-b for the DCT and 12-b for the IDCT. The layout has been generated with a 0.8 mum CMOS library using the Mentor Graphics GDT tools and measures under 10 mm(2). Critical path simulation indicates a maximum input sample rate of 100 MHz</description><issn>1051-8215</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1995</creationdate><recordtype>article</recordtype><recordid>eNqNi70OgjAURjtoIv4MvsGd3MBeKLTGyYAGBzfiShpSEkylyIXE-PQy-AAO3znL-RjbIg8Q-WEvkyBSiidixjzkMfoqxHjBlkQPzlEoIT12PAFyDrf8A6GfgXqDgiwt9tcJ0PWuMkSuh3panhV30F1nm0oPjWtpzea1tmQ2P6_Y7nIu0tyffq_R0FA-G6qMtbo1bqQyVCgjGYvo7_ALf0U5cw</recordid><startdate>19950401</startdate><enddate>19950401</enddate><creator>Madisetti, A</creator><creator>Willson, A N</creator><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19950401</creationdate><title>A 100 MHz 2-D 8x 8 DCT/IDCT processor for HDTV applications</title><author>Madisetti, A ; Willson, A N</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-proquest_miscellaneous_281737543</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1995</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Madisetti, A</creatorcontrib><creatorcontrib>Willson, A N</creatorcontrib><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems for video technology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Madisetti, A</au><au>Willson, A N</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 100 MHz 2-D 8x 8 DCT/IDCT processor for HDTV applications</atitle><jtitle>IEEE transactions on circuits and systems for video technology</jtitle><date>1995-04-01</date><risdate>1995</risdate><volume>5</volume><issue>2</issue><spage>158</spage><epage>165</epage><pages>158-165</pages><issn>1051-8215</issn><abstract>This paper discusses the design of a combined DCT/IDCT CMOS integrated circuit for real time processing of HDTV signals. The processor operates on 8x8 blocks. Inputs include the blocked pixels that are scanned one pixel at a time, and external control signals that control the forward or inverse modes of operation. Input pixels have a precision of 9-b for the DCT and 12-b for the IDCT. The layout has been generated with a 0.8 mum CMOS library using the Mentor Graphics GDT tools and measures under 10 mm(2). Critical path simulation indicates a maximum input sample rate of 100 MHz</abstract><doi>10.1109/76.388064</doi></addata></record>
fulltext fulltext
identifier ISSN: 1051-8215
ispartof IEEE transactions on circuits and systems for video technology, 1995-04, Vol.5 (2), p.158-165
issn 1051-8215
language eng
recordid cdi_proquest_miscellaneous_28173754
source IEEE Electronic Library (IEL)
title A 100 MHz 2-D 8x 8 DCT/IDCT processor for HDTV applications
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T20%3A33%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20100%20MHz%202-D%208x%208%20DCT/IDCT%20processor%20for%20HDTV%20applications&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems%20for%20video%20technology&rft.au=Madisetti,%20A&rft.date=1995-04-01&rft.volume=5&rft.issue=2&rft.spage=158&rft.epage=165&rft.pages=158-165&rft.issn=1051-8215&rft_id=info:doi/10.1109/76.388064&rft_dat=%3Cproquest%3E28173754%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=28173754&rft_id=info:pmid/&rfr_iscdi=true