A 1.3-GOPS parallel DSP for high-performance image-processing applications
A programmable digital signal processor (DSP) for real-time image processing is presented that combines the concepts of single-instruction multiple-data (SIMD) and very long instruction word with a high utilization of parallel resources on instruction and data level. The SIMD approach has been exten...
Gespeichert in:
| Veröffentlicht in: | IEEE journal of solid-state circuits 2000-07, Vol.35 (7), p.946-952 |
|---|---|
| Hauptverfasser: | , , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 952 |
|---|---|
| container_issue | 7 |
| container_start_page | 946 |
| container_title | IEEE journal of solid-state circuits |
| container_volume | 35 |
| creator | Hinrichs, W. Wittenburg, J.P. Lieske, H. Kloos, H. Ohmacht, M. Pirsch, P. |
| description | A programmable digital signal processor (DSP) for real-time image processing is presented that combines the concepts of single-instruction multiple-data (SIMD) and very long instruction word with a high utilization of parallel resources on instruction and data level. The SIMD approach has been extended with autonomous instruction selection capabilities (ASIMD), which offers to control four parallel datapaths with low area overhead. The memory concept is adapted to image-processing requirements and follows two basic rules: shared data have to be accessed regularly in the shape of a matrix and are stored in the matrix memory. As soon as data are accessed irregularly, they are stored in the private cache memories. The matrix memory allows parallel, conflict-free access from all datapaths in a single clock cycle. The DSP achieves 1.3-GOPS performance at 66 MHz. A first prototype in 0.5-/spl mu/m CMOS technology has been fabricated. |
| doi_str_mv | 10.1109/4.848202 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_28165801</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>848202</ieee_id><sourcerecordid>27194636</sourcerecordid><originalsourceid>FETCH-LOGICAL-c366t-ab49a8f0a384c5b9ea51d8da203a5f2bcc903417cbbdac962a3325f6101bce3f3</originalsourceid><addsrcrecordid>eNqN0c1LwzAUAPAgCs4pePZUENRL5ntJmiVHmTqVwQZT8FbSLN06urYm28H_3kiHBw_iKS-8H4_3Qcg5wgAR9K0YKKEYsAPSwzRVFIf8_ZD0AFBRzQCOyUkI6_gVQmGPvNwlOOB0PJ3Nk9Z4U1WuSu7ns6RofLIqlyvaOh_jjamtS8qNWTra-sa6EMp6mZi2rUprtmVTh1NyVJgquLP92ydvjw-voyc6mY6fR3cTarmUW2pyoY0qwHAlbJprZ1JcqIVhwE1asNxaDVzg0Ob5wlgtmeGcpYVEwNw6XvA-ue7qxj4-di5ss00ZrKsqU7tmFzKNQnKtAaO8-lMyhTJV_4FD1LGojPDyF1w3O1_HcTMEACGZBhbVTaesb0LwrshaH1fnPyPKvq-Uiay7UqQXHS2dcz9sn_wC2gCKKA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1000462902</pqid></control><display><type>article</type><title>A 1.3-GOPS parallel DSP for high-performance image-processing applications</title><source>IEEE</source><creator>Hinrichs, W. ; Wittenburg, J.P. ; Lieske, H. ; Kloos, H. ; Ohmacht, M. ; Pirsch, P.</creator><creatorcontrib>Hinrichs, W. ; Wittenburg, J.P. ; Lieske, H. ; Kloos, H. ; Ohmacht, M. ; Pirsch, P.</creatorcontrib><description>A programmable digital signal processor (DSP) for real-time image processing is presented that combines the concepts of single-instruction multiple-data (SIMD) and very long instruction word with a high utilization of parallel resources on instruction and data level. The SIMD approach has been extended with autonomous instruction selection capabilities (ASIMD), which offers to control four parallel datapaths with low area overhead. The memory concept is adapted to image-processing requirements and follows two basic rules: shared data have to be accessed regularly in the shape of a matrix and are stored in the matrix memory. As soon as data are accessed irregularly, they are stored in the private cache memories. The matrix memory allows parallel, conflict-free access from all datapaths in a single clock cycle. The DSP achieves 1.3-GOPS performance at 66 MHz. A first prototype in 0.5-/spl mu/m CMOS technology has been fabricated.</description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/4.848202</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Arithmetic ; Cache memory ; Circuits ; Clocks ; CMOS ; CMOS technology ; Digital ; Digital signal processing ; Digital signal processors ; Image processing ; Microprocessors ; Real time ; Shape ; Shape memory ; Signal processing ; Signal processing algorithms ; VLIW</subject><ispartof>IEEE journal of solid-state circuits, 2000-07, Vol.35 (7), p.946-952</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2000</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c366t-ab49a8f0a384c5b9ea51d8da203a5f2bcc903417cbbdac962a3325f6101bce3f3</citedby><cites>FETCH-LOGICAL-c366t-ab49a8f0a384c5b9ea51d8da203a5f2bcc903417cbbdac962a3325f6101bce3f3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/848202$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/848202$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Hinrichs, W.</creatorcontrib><creatorcontrib>Wittenburg, J.P.</creatorcontrib><creatorcontrib>Lieske, H.</creatorcontrib><creatorcontrib>Kloos, H.</creatorcontrib><creatorcontrib>Ohmacht, M.</creatorcontrib><creatorcontrib>Pirsch, P.</creatorcontrib><title>A 1.3-GOPS parallel DSP for high-performance image-processing applications</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description>A programmable digital signal processor (DSP) for real-time image processing is presented that combines the concepts of single-instruction multiple-data (SIMD) and very long instruction word with a high utilization of parallel resources on instruction and data level. The SIMD approach has been extended with autonomous instruction selection capabilities (ASIMD), which offers to control four parallel datapaths with low area overhead. The memory concept is adapted to image-processing requirements and follows two basic rules: shared data have to be accessed regularly in the shape of a matrix and are stored in the matrix memory. As soon as data are accessed irregularly, they are stored in the private cache memories. The matrix memory allows parallel, conflict-free access from all datapaths in a single clock cycle. The DSP achieves 1.3-GOPS performance at 66 MHz. A first prototype in 0.5-/spl mu/m CMOS technology has been fabricated.</description><subject>Arithmetic</subject><subject>Cache memory</subject><subject>Circuits</subject><subject>Clocks</subject><subject>CMOS</subject><subject>CMOS technology</subject><subject>Digital</subject><subject>Digital signal processing</subject><subject>Digital signal processors</subject><subject>Image processing</subject><subject>Microprocessors</subject><subject>Real time</subject><subject>Shape</subject><subject>Shape memory</subject><subject>Signal processing</subject><subject>Signal processing algorithms</subject><subject>VLIW</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2000</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqN0c1LwzAUAPAgCs4pePZUENRL5ntJmiVHmTqVwQZT8FbSLN06urYm28H_3kiHBw_iKS-8H4_3Qcg5wgAR9K0YKKEYsAPSwzRVFIf8_ZD0AFBRzQCOyUkI6_gVQmGPvNwlOOB0PJ3Nk9Z4U1WuSu7ns6RofLIqlyvaOh_jjamtS8qNWTra-sa6EMp6mZi2rUprtmVTh1NyVJgquLP92ydvjw-voyc6mY6fR3cTarmUW2pyoY0qwHAlbJprZ1JcqIVhwE1asNxaDVzg0Ob5wlgtmeGcpYVEwNw6XvA-ue7qxj4-di5ss00ZrKsqU7tmFzKNQnKtAaO8-lMyhTJV_4FD1LGojPDyF1w3O1_HcTMEACGZBhbVTaesb0LwrshaH1fnPyPKvq-Uiay7UqQXHS2dcz9sn_wC2gCKKA</recordid><startdate>20000701</startdate><enddate>20000701</enddate><creator>Hinrichs, W.</creator><creator>Wittenburg, J.P.</creator><creator>Lieske, H.</creator><creator>Kloos, H.</creator><creator>Ohmacht, M.</creator><creator>Pirsch, P.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>7U5</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20000701</creationdate><title>A 1.3-GOPS parallel DSP for high-performance image-processing applications</title><author>Hinrichs, W. ; Wittenburg, J.P. ; Lieske, H. ; Kloos, H. ; Ohmacht, M. ; Pirsch, P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c366t-ab49a8f0a384c5b9ea51d8da203a5f2bcc903417cbbdac962a3325f6101bce3f3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Arithmetic</topic><topic>Cache memory</topic><topic>Circuits</topic><topic>Clocks</topic><topic>CMOS</topic><topic>CMOS technology</topic><topic>Digital</topic><topic>Digital signal processing</topic><topic>Digital signal processors</topic><topic>Image processing</topic><topic>Microprocessors</topic><topic>Real time</topic><topic>Shape</topic><topic>Shape memory</topic><topic>Signal processing</topic><topic>Signal processing algorithms</topic><topic>VLIW</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Hinrichs, W.</creatorcontrib><creatorcontrib>Wittenburg, J.P.</creatorcontrib><creatorcontrib>Lieske, H.</creatorcontrib><creatorcontrib>Kloos, H.</creatorcontrib><creatorcontrib>Ohmacht, M.</creatorcontrib><creatorcontrib>Pirsch, P.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998–Present</collection><collection>IEEE</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hinrichs, W.</au><au>Wittenburg, J.P.</au><au>Lieske, H.</au><au>Kloos, H.</au><au>Ohmacht, M.</au><au>Pirsch, P.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 1.3-GOPS parallel DSP for high-performance image-processing applications</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>2000-07-01</date><risdate>2000</risdate><volume>35</volume><issue>7</issue><spage>946</spage><epage>952</epage><pages>946-952</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract>A programmable digital signal processor (DSP) for real-time image processing is presented that combines the concepts of single-instruction multiple-data (SIMD) and very long instruction word with a high utilization of parallel resources on instruction and data level. The SIMD approach has been extended with autonomous instruction selection capabilities (ASIMD), which offers to control four parallel datapaths with low area overhead. The memory concept is adapted to image-processing requirements and follows two basic rules: shared data have to be accessed regularly in the shape of a matrix and are stored in the matrix memory. As soon as data are accessed irregularly, they are stored in the private cache memories. The matrix memory allows parallel, conflict-free access from all datapaths in a single clock cycle. The DSP achieves 1.3-GOPS performance at 66 MHz. A first prototype in 0.5-/spl mu/m CMOS technology has been fabricated.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/4.848202</doi><tpages>7</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0018-9200 |
| ispartof | IEEE journal of solid-state circuits, 2000-07, Vol.35 (7), p.946-952 |
| issn | 0018-9200 1558-173X |
| language | eng |
| recordid | cdi_proquest_miscellaneous_28165801 |
| source | IEEE |
| subjects | Arithmetic Cache memory Circuits Clocks CMOS CMOS technology Digital Digital signal processing Digital signal processors Image processing Microprocessors Real time Shape Shape memory Signal processing Signal processing algorithms VLIW |
| title | A 1.3-GOPS parallel DSP for high-performance image-processing applications |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T14%3A55%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%201.3-GOPS%20parallel%20DSP%20for%20high-performance%20image-processing%20applications&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Hinrichs,%20W.&rft.date=2000-07-01&rft.volume=35&rft.issue=7&rft.spage=946&rft.epage=952&rft.pages=946-952&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/4.848202&rft_dat=%3Cproquest_RIE%3E27194636%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1000462902&rft_id=info:pmid/&rft_ieee_id=848202&rfr_iscdi=true |