Evolvable analog LSIs: Adaptation to process variations via genetic algorithms

We propose a concept of evolvable analog LSIs and apply it to Intermediate Frequency (IF) filters, which are widely used in cellular phones. The developed chip can correct discrepancies in the values of analog circuit components by genetic algorithms (GAs), which have attained (1) a yield rate of 97...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Electrical engineering in Japan 2002-02, Vol.138 (3), p.63-71
Hauptverfasser: Murakawa, Masahiro, Kasai, Yuji, Adachi, Toshio, Takasuka, Kaoru, Yoshizawa, Shuji, Higuchi, Tetsuya
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 71
container_issue 3
container_start_page 63
container_title Electrical engineering in Japan
container_volume 138
creator Murakawa, Masahiro
Kasai, Yuji
Adachi, Toshio
Takasuka, Kaoru
Yoshizawa, Shuji
Higuchi, Tetsuya
description We propose a concept of evolvable analog LSIs and apply it to Intermediate Frequency (IF) filters, which are widely used in cellular phones. The developed chip can correct discrepancies in the values of analog circuit components by genetic algorithms (GAs), which have attained (1) a yield rate of 97%, (2) a 60% reduction of the filter area, and (3) a 38% reduction of power dissipation, compared with AKM commercial products. When analog Integrated Circuits (ICs) and Large‐Scale Integrated Circuits (LSIs) are manufactured, the values of the analog circuit components, such as resistors or capacitors, often vary from the precise design specifications. Analog LSIs with such defective components cannot perform at required levels and thus have to be discarded. However, our technique can improve yield rates of analog LSIs and has two additional advantages, namely, smaller circuits and less power dissipation, which can lead to cost reductions and efficient implementation of analog LSIs. This approach could be applied to a wide variety of analog LSIs. © 2001 Scripta Technica, Electr Eng Jpn, 138(3): 63–71, 2002
doi_str_mv 10.1002/eej.1129
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_27798369</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>27798369</sourcerecordid><originalsourceid>FETCH-LOGICAL-c3599-7c653e57055d0638099764813367b096531c12549687c33ee9e3e8332c64ba3f3</originalsourceid><addsrcrecordid>eNp10E1PAjEQBuDGaCKiiT9hT8bLYj-27dYbmBVRggc1Ei9NKQMWC4vtgvLvXcSYePA0k5knk8mL0CnBLYIxvQCYtQihag81CKc4FRkR-6iBM5qlUgp8iI5inGGMJZF5Aw2KdenXZuQhMQvjy2nSf-jFy6Q9NsvKVK5cJFWZLENpIcZkbYL7HtatM8kUFlA5mxg_LYOrXufxGB1MjI9w8lOb6Om6eLy6Sfv33d5Vu59axpVKpRWcAZeY8zEWLMdKSZHlhDEhR1jVS2IJ5ZkSubSMAShgkDNGrchGhk1YE53t7tafva8gVnruogXvzQLKVdRUSpUzoWp4voM2lDEGmOhlcHMTNppgvQ1M14HpbWA1TXf0w3nY_Ot0Udz-9S5W8PnrTXjTQjLJ9fOgq_kLHQw7w46-Y19ZuHmy</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>27798369</pqid></control><display><type>article</type><title>Evolvable analog LSIs: Adaptation to process variations via genetic algorithms</title><source>Wiley Online Library Journals Frontfile Complete</source><creator>Murakawa, Masahiro ; Kasai, Yuji ; Adachi, Toshio ; Takasuka, Kaoru ; Yoshizawa, Shuji ; Higuchi, Tetsuya</creator><creatorcontrib>Murakawa, Masahiro ; Kasai, Yuji ; Adachi, Toshio ; Takasuka, Kaoru ; Yoshizawa, Shuji ; Higuchi, Tetsuya</creatorcontrib><description>We propose a concept of evolvable analog LSIs and apply it to Intermediate Frequency (IF) filters, which are widely used in cellular phones. The developed chip can correct discrepancies in the values of analog circuit components by genetic algorithms (GAs), which have attained (1) a yield rate of 97%, (2) a 60% reduction of the filter area, and (3) a 38% reduction of power dissipation, compared with AKM commercial products. When analog Integrated Circuits (ICs) and Large‐Scale Integrated Circuits (LSIs) are manufactured, the values of the analog circuit components, such as resistors or capacitors, often vary from the precise design specifications. Analog LSIs with such defective components cannot perform at required levels and thus have to be discarded. However, our technique can improve yield rates of analog LSIs and has two additional advantages, namely, smaller circuits and less power dissipation, which can lead to cost reductions and efficient implementation of analog LSIs. This approach could be applied to a wide variety of analog LSIs. © 2001 Scripta Technica, Electr Eng Jpn, 138(3): 63–71, 2002</description><identifier>ISSN: 0424-7760</identifier><identifier>EISSN: 1520-6416</identifier><identifier>DOI: 10.1002/eej.1129</identifier><language>eng</language><publisher>New York: John Wiley &amp; Sons, Inc</publisher><subject>analog LSI ; evolvable hardware ; genetic algorithm ; process variations ; yield rate</subject><ispartof>Electrical engineering in Japan, 2002-02, Vol.138 (3), p.63-71</ispartof><rights>Copyright © 2002 Scripta Technica</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c3599-7c653e57055d0638099764813367b096531c12549687c33ee9e3e8332c64ba3f3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://onlinelibrary.wiley.com/doi/pdf/10.1002%2Feej.1129$$EPDF$$P50$$Gwiley$$H</linktopdf><linktohtml>$$Uhttps://onlinelibrary.wiley.com/doi/full/10.1002%2Feej.1129$$EHTML$$P50$$Gwiley$$H</linktohtml><link.rule.ids>314,776,780,1411,27901,27902,45550,45551</link.rule.ids></links><search><creatorcontrib>Murakawa, Masahiro</creatorcontrib><creatorcontrib>Kasai, Yuji</creatorcontrib><creatorcontrib>Adachi, Toshio</creatorcontrib><creatorcontrib>Takasuka, Kaoru</creatorcontrib><creatorcontrib>Yoshizawa, Shuji</creatorcontrib><creatorcontrib>Higuchi, Tetsuya</creatorcontrib><title>Evolvable analog LSIs: Adaptation to process variations via genetic algorithms</title><title>Electrical engineering in Japan</title><addtitle>Elect. Eng. Jpn</addtitle><description>We propose a concept of evolvable analog LSIs and apply it to Intermediate Frequency (IF) filters, which are widely used in cellular phones. The developed chip can correct discrepancies in the values of analog circuit components by genetic algorithms (GAs), which have attained (1) a yield rate of 97%, (2) a 60% reduction of the filter area, and (3) a 38% reduction of power dissipation, compared with AKM commercial products. When analog Integrated Circuits (ICs) and Large‐Scale Integrated Circuits (LSIs) are manufactured, the values of the analog circuit components, such as resistors or capacitors, often vary from the precise design specifications. Analog LSIs with such defective components cannot perform at required levels and thus have to be discarded. However, our technique can improve yield rates of analog LSIs and has two additional advantages, namely, smaller circuits and less power dissipation, which can lead to cost reductions and efficient implementation of analog LSIs. This approach could be applied to a wide variety of analog LSIs. © 2001 Scripta Technica, Electr Eng Jpn, 138(3): 63–71, 2002</description><subject>analog LSI</subject><subject>evolvable hardware</subject><subject>genetic algorithm</subject><subject>process variations</subject><subject>yield rate</subject><issn>0424-7760</issn><issn>1520-6416</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2002</creationdate><recordtype>article</recordtype><recordid>eNp10E1PAjEQBuDGaCKiiT9hT8bLYj-27dYbmBVRggc1Ei9NKQMWC4vtgvLvXcSYePA0k5knk8mL0CnBLYIxvQCYtQihag81CKc4FRkR-6iBM5qlUgp8iI5inGGMJZF5Aw2KdenXZuQhMQvjy2nSf-jFy6Q9NsvKVK5cJFWZLENpIcZkbYL7HtatM8kUFlA5mxg_LYOrXufxGB1MjI9w8lOb6Om6eLy6Sfv33d5Vu59axpVKpRWcAZeY8zEWLMdKSZHlhDEhR1jVS2IJ5ZkSubSMAShgkDNGrchGhk1YE53t7tafva8gVnruogXvzQLKVdRUSpUzoWp4voM2lDEGmOhlcHMTNppgvQ1M14HpbWA1TXf0w3nY_Ot0Udz-9S5W8PnrTXjTQjLJ9fOgq_kLHQw7w46-Y19ZuHmy</recordid><startdate>200202</startdate><enddate>200202</enddate><creator>Murakawa, Masahiro</creator><creator>Kasai, Yuji</creator><creator>Adachi, Toshio</creator><creator>Takasuka, Kaoru</creator><creator>Yoshizawa, Shuji</creator><creator>Higuchi, Tetsuya</creator><general>John Wiley &amp; Sons, Inc</general><scope>BSCLL</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>200202</creationdate><title>Evolvable analog LSIs: Adaptation to process variations via genetic algorithms</title><author>Murakawa, Masahiro ; Kasai, Yuji ; Adachi, Toshio ; Takasuka, Kaoru ; Yoshizawa, Shuji ; Higuchi, Tetsuya</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c3599-7c653e57055d0638099764813367b096531c12549687c33ee9e3e8332c64ba3f3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2002</creationdate><topic>analog LSI</topic><topic>evolvable hardware</topic><topic>genetic algorithm</topic><topic>process variations</topic><topic>yield rate</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Murakawa, Masahiro</creatorcontrib><creatorcontrib>Kasai, Yuji</creatorcontrib><creatorcontrib>Adachi, Toshio</creatorcontrib><creatorcontrib>Takasuka, Kaoru</creatorcontrib><creatorcontrib>Yoshizawa, Shuji</creatorcontrib><creatorcontrib>Higuchi, Tetsuya</creatorcontrib><collection>Istex</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Electrical engineering in Japan</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Murakawa, Masahiro</au><au>Kasai, Yuji</au><au>Adachi, Toshio</au><au>Takasuka, Kaoru</au><au>Yoshizawa, Shuji</au><au>Higuchi, Tetsuya</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Evolvable analog LSIs: Adaptation to process variations via genetic algorithms</atitle><jtitle>Electrical engineering in Japan</jtitle><addtitle>Elect. Eng. Jpn</addtitle><date>2002-02</date><risdate>2002</risdate><volume>138</volume><issue>3</issue><spage>63</spage><epage>71</epage><pages>63-71</pages><issn>0424-7760</issn><eissn>1520-6416</eissn><abstract>We propose a concept of evolvable analog LSIs and apply it to Intermediate Frequency (IF) filters, which are widely used in cellular phones. The developed chip can correct discrepancies in the values of analog circuit components by genetic algorithms (GAs), which have attained (1) a yield rate of 97%, (2) a 60% reduction of the filter area, and (3) a 38% reduction of power dissipation, compared with AKM commercial products. When analog Integrated Circuits (ICs) and Large‐Scale Integrated Circuits (LSIs) are manufactured, the values of the analog circuit components, such as resistors or capacitors, often vary from the precise design specifications. Analog LSIs with such defective components cannot perform at required levels and thus have to be discarded. However, our technique can improve yield rates of analog LSIs and has two additional advantages, namely, smaller circuits and less power dissipation, which can lead to cost reductions and efficient implementation of analog LSIs. This approach could be applied to a wide variety of analog LSIs. © 2001 Scripta Technica, Electr Eng Jpn, 138(3): 63–71, 2002</abstract><cop>New York</cop><pub>John Wiley &amp; Sons, Inc</pub><doi>10.1002/eej.1129</doi><tpages>9</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0424-7760
ispartof Electrical engineering in Japan, 2002-02, Vol.138 (3), p.63-71
issn 0424-7760
1520-6416
language eng
recordid cdi_proquest_miscellaneous_27798369
source Wiley Online Library Journals Frontfile Complete
subjects analog LSI
evolvable hardware
genetic algorithm
process variations
yield rate
title Evolvable analog LSIs: Adaptation to process variations via genetic algorithms
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T00%3A08%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Evolvable%20analog%20LSIs:%20Adaptation%20to%20process%20variations%20via%20genetic%20algorithms&rft.jtitle=Electrical%20engineering%20in%20Japan&rft.au=Murakawa,%20Masahiro&rft.date=2002-02&rft.volume=138&rft.issue=3&rft.spage=63&rft.epage=71&rft.pages=63-71&rft.issn=0424-7760&rft.eissn=1520-6416&rft_id=info:doi/10.1002/eej.1129&rft_dat=%3Cproquest_cross%3E27798369%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=27798369&rft_id=info:pmid/&rfr_iscdi=true