An approach for detecting multiple faulty FPGA logic blocks

An approach is proposed to test FPGA logic blocks, including part of the configuration memories used to control them. The proposed AND tree and OR tree-based testing structure is simple and the conditions for constant testability can easily be satisfied. Test generation for only a single logic block...

Ausführliche Beschreibung