Macro-driven circuit design methodology for high-performance datapaths

Datapath design is one of the most critical elements in the design of a high performance microprocessor. However datapath design is typically does manually, and is often custom style. This adversely impacts the overall productivity of the design team, as well as the quality of the design. In spite o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Nemani, Mahadevamurty, Tiwari, Vivek
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 666
container_issue
container_start_page 661
container_title
container_volume
creator Nemani, Mahadevamurty
Tiwari, Vivek
description Datapath design is one of the most critical elements in the design of a high performance microprocessor. However datapath design is typically does manually, and is often custom style. This adversely impacts the overall productivity of the design team, as well as the quality of the design. In spite of this, very little automation has been available to the designers of high performance datapaths. In this paper we present a new "macro-driven" approach to the design of datapath circuits. Our approach, referred to as SMART (Smart Macro Design Advisor), is based on automatic generation of regular datapath components such as muxes, comparators, adders etc., which we refer to as datapath macros. The generated solution is based on designer provided constraints such as delay, load and slope, and is optimized for a designer provided cost metric such as power, area. Results on datapath circuits of a high-performance microprocessor show that this approach is very effective for both designer productivity as well as design quality.
doi_str_mv 10.1145/337292.337608
format Conference Proceeding
fullrecord <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_proquest_miscellaneous_27554567</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>855396</ieee_id><sourcerecordid>27554567</sourcerecordid><originalsourceid>FETCH-LOGICAL-a341t-3e1ff8ef7659ff408b4a1676a46ebeceaa9f7f7f7439de9d2650bd553ad7a7113</originalsourceid><addsrcrecordid>eNqFUDtPwzAQtgRIVKUjC1MmJlLsOH5kRIgCUhELSGyWE58bQxIXO0Xqv8dVkBh7N9xJ3-N0H0KXBC8JKdktpaKoimUaHMsTtKiEJEwSQokU5BTNsKAyJxh_nKNFjJ84lWCFxHKGVi-6CT43wf3AkDUuNDs3Zgai2wxZD2Prje_8Zp9ZH7LWbdp8CyHtvR4ayIwe9VaPbbxAZ1Z3ERZ_c47eVw9v90_5-vXx-f5unWtakjGnQKyVYAVnlbUllnWpCRdclxxqaEDryopDl7QyUJmCM1wbxqg2Qov00BxdT77b4L93EEfVu9hA1-kB_C4qSpKkSoJjxEIwVjIuEvFqIjoAUNvgeh32SiaLiifwZgJ106va-6-oCFaHzNWUuZoyV3VwYP-PHqHTX7Idfz8</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>27554567</pqid></control><display><type>conference_proceeding</type><title>Macro-driven circuit design methodology for high-performance datapaths</title><source>IEEE Electronic Library (IEL)</source><creator>Nemani, Mahadevamurty ; Tiwari, Vivek</creator><creatorcontrib>Nemani, Mahadevamurty ; Tiwari, Vivek</creatorcontrib><description>Datapath design is one of the most critical elements in the design of a high performance microprocessor. However datapath design is typically does manually, and is often custom style. This adversely impacts the overall productivity of the design team, as well as the quality of the design. In spite of this, very little automation has been available to the designers of high performance datapaths. In this paper we present a new "macro-driven" approach to the design of datapath circuits. Our approach, referred to as SMART (Smart Macro Design Advisor), is based on automatic generation of regular datapath components such as muxes, comparators, adders etc., which we refer to as datapath macros. The generated solution is based on designer provided constraints such as delay, load and slope, and is optimized for a designer provided cost metric such as power, area. Results on datapath circuits of a high-performance microprocessor show that this approach is very effective for both designer productivity as well as design quality.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 9781581131871</identifier><identifier>ISBN: 1581131879</identifier><identifier>DOI: 10.1145/337292.337608</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Adders ; Applied computing -- Physical sciences and engineering -- Engineering ; Circuit synthesis ; CMOS logic circuits ; Design automation ; Hardware -- Electronic design automation -- High-level and register-transfer level synthesis -- Datapath optimization ; Hardware -- Robustness ; Logic design ; Microprocessors ; Permission ; Power generation ; Productivity ; Space technology</subject><ispartof>37th Design Automation Conference, 2000, 2000, p.661-666</ispartof><rights>2000 ACM</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Nemani, Mahadevamurty</creatorcontrib><creatorcontrib>Tiwari, Vivek</creatorcontrib><title>Macro-driven circuit design methodology for high-performance datapaths</title><title>37th Design Automation Conference, 2000</title><addtitle>DAC</addtitle><description>Datapath design is one of the most critical elements in the design of a high performance microprocessor. However datapath design is typically does manually, and is often custom style. This adversely impacts the overall productivity of the design team, as well as the quality of the design. In spite of this, very little automation has been available to the designers of high performance datapaths. In this paper we present a new "macro-driven" approach to the design of datapath circuits. Our approach, referred to as SMART (Smart Macro Design Advisor), is based on automatic generation of regular datapath components such as muxes, comparators, adders etc., which we refer to as datapath macros. The generated solution is based on designer provided constraints such as delay, load and slope, and is optimized for a designer provided cost metric such as power, area. Results on datapath circuits of a high-performance microprocessor show that this approach is very effective for both designer productivity as well as design quality.</description><subject>Adders</subject><subject>Applied computing -- Physical sciences and engineering -- Engineering</subject><subject>Circuit synthesis</subject><subject>CMOS logic circuits</subject><subject>Design automation</subject><subject>Hardware -- Electronic design automation -- High-level and register-transfer level synthesis -- Datapath optimization</subject><subject>Hardware -- Robustness</subject><subject>Logic design</subject><subject>Microprocessors</subject><subject>Permission</subject><subject>Power generation</subject><subject>Productivity</subject><subject>Space technology</subject><issn>0738-100X</issn><isbn>9781581131871</isbn><isbn>1581131879</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2000</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNqFUDtPwzAQtgRIVKUjC1MmJlLsOH5kRIgCUhELSGyWE58bQxIXO0Xqv8dVkBh7N9xJ3-N0H0KXBC8JKdktpaKoimUaHMsTtKiEJEwSQokU5BTNsKAyJxh_nKNFjJ84lWCFxHKGVi-6CT43wf3AkDUuNDs3Zgai2wxZD2Prje_8Zp9ZH7LWbdp8CyHtvR4ayIwe9VaPbbxAZ1Z3ERZ_c47eVw9v90_5-vXx-f5unWtakjGnQKyVYAVnlbUllnWpCRdclxxqaEDryopDl7QyUJmCM1wbxqg2Qov00BxdT77b4L93EEfVu9hA1-kB_C4qSpKkSoJjxEIwVjIuEvFqIjoAUNvgeh32SiaLiifwZgJ106va-6-oCFaHzNWUuZoyV3VwYP-PHqHTX7Idfz8</recordid><startdate>20000101</startdate><enddate>20000101</enddate><creator>Nemani, Mahadevamurty</creator><creator>Tiwari, Vivek</creator><general>ACM</general><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20000101</creationdate><title>Macro-driven circuit design methodology for high-performance datapaths</title><author>Nemani, Mahadevamurty ; Tiwari, Vivek</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a341t-3e1ff8ef7659ff408b4a1676a46ebeceaa9f7f7f7439de9d2650bd553ad7a7113</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Adders</topic><topic>Applied computing -- Physical sciences and engineering -- Engineering</topic><topic>Circuit synthesis</topic><topic>CMOS logic circuits</topic><topic>Design automation</topic><topic>Hardware -- Electronic design automation -- High-level and register-transfer level synthesis -- Datapath optimization</topic><topic>Hardware -- Robustness</topic><topic>Logic design</topic><topic>Microprocessors</topic><topic>Permission</topic><topic>Power generation</topic><topic>Productivity</topic><topic>Space technology</topic><toplevel>online_resources</toplevel><creatorcontrib>Nemani, Mahadevamurty</creatorcontrib><creatorcontrib>Tiwari, Vivek</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Nemani, Mahadevamurty</au><au>Tiwari, Vivek</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Macro-driven circuit design methodology for high-performance datapaths</atitle><btitle>37th Design Automation Conference, 2000</btitle><stitle>DAC</stitle><date>2000-01-01</date><risdate>2000</risdate><spage>661</spage><epage>666</epage><pages>661-666</pages><issn>0738-100X</issn><isbn>9781581131871</isbn><isbn>1581131879</isbn><abstract>Datapath design is one of the most critical elements in the design of a high performance microprocessor. However datapath design is typically does manually, and is often custom style. This adversely impacts the overall productivity of the design team, as well as the quality of the design. In spite of this, very little automation has been available to the designers of high performance datapaths. In this paper we present a new "macro-driven" approach to the design of datapath circuits. Our approach, referred to as SMART (Smart Macro Design Advisor), is based on automatic generation of regular datapath components such as muxes, comparators, adders etc., which we refer to as datapath macros. The generated solution is based on designer provided constraints such as delay, load and slope, and is optimized for a designer provided cost metric such as power, area. Results on datapath circuits of a high-performance microprocessor show that this approach is very effective for both designer productivity as well as design quality.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/337292.337608</doi><tpages>6</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 0738-100X
ispartof 37th Design Automation Conference, 2000, 2000, p.661-666
issn 0738-100X
language eng
recordid cdi_proquest_miscellaneous_27554567
source IEEE Electronic Library (IEL)
subjects Adders
Applied computing -- Physical sciences and engineering -- Engineering
Circuit synthesis
CMOS logic circuits
Design automation
Hardware -- Electronic design automation -- High-level and register-transfer level synthesis -- Datapath optimization
Hardware -- Robustness
Logic design
Microprocessors
Permission
Power generation
Productivity
Space technology
title Macro-driven circuit design methodology for high-performance datapaths
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T10%3A43%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Macro-driven%20circuit%20design%20methodology%20for%20high-performance%20datapaths&rft.btitle=37th%20Design%20Automation%20Conference,%202000&rft.au=Nemani,%20Mahadevamurty&rft.date=2000-01-01&rft.spage=661&rft.epage=666&rft.pages=661-666&rft.issn=0738-100X&rft.isbn=9781581131871&rft.isbn_list=1581131879&rft_id=info:doi/10.1145/337292.337608&rft_dat=%3Cproquest_ieee_%3E27554567%3C/proquest_ieee_%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=27554567&rft_id=info:pmid/&rft_ieee_id=855396&rfr_iscdi=true