Parallel mixed-level power simulation based on spatio-temporal circuit partitioning

In this work we propose a technique for spatial and temporal partitioning of a logic circuit based on the nodes activity computed by using a simulation at an higher level of abstraction. Only those components that are activated by a given input vector are added to the detailed simulation netlist. Th...

Ausführliche Beschreibung