Exploring CMP solutions to planarity challenges with tungsten plugs
Tungsten plugs have been used in the recent past for local interconnects and for level–level interconnect applications. The resist etch back process has been the method of choice historically for planarization purposes. However, with the advent of chemical mechanical polishing (CMP) technology, one...
Gespeichert in:
Veröffentlicht in: | Thin solid films 1998-05, Vol.320 (1), p.103-109 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 109 |
---|---|
container_issue | 1 |
container_start_page | 103 |
container_title | Thin solid films |
container_volume | 320 |
creator | Mendonca, John Murella, Krishna Kim, Inki Schlueter, Jim Karlsrud, Chris |
description | Tungsten plugs have been used in the recent past for local interconnects and for level–level interconnect applications. The resist etch back process has been the method of choice historically for planarization purposes. However, with the advent of chemical mechanical polishing (CMP) technology, one has an alternate path for achieving global planarity. Process integration issues have to be worked out. In this paper, we have explored the effect of various process parameters and consumable changes on planarity/non-uniformity. The across wafer and wafer–wafer non-uniformity 1-sigma was reduced from 10–20% to 5000 Å/min with 5.5% wafer–wafer removal variation. |
doi_str_mv | 10.1016/S0040-6090(97)01076-6 |
format | Article |
fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_26854998</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S0040609097010766</els_id><sourcerecordid>26854998</sourcerecordid><originalsourceid>FETCH-LOGICAL-c367t-bbb554c4140d5c65a47e5815952a87ccbaf7737f9497a79805457f8cef33e7623</originalsourceid><addsrcrecordid>eNqFkMtOwzAQRS0EEqXwCUhZIASLgB2_4hVCUXlIRSABa8txndTIdYrtAP170hZ1y2o2586dOQCcIniFIGLXrxASmDMo4IXglxBBznK2B0ao5CIvOEb7YLRDDsFRjB8QQlQUeASqyc_SdcH6NqueXrLYuT7ZzscsddnSKa-CTatMz5VzxrcmZt82zbPU-zYm4wekb-MxOGiUi-bkb47B-93krXrIp8_3j9XtNNeY8ZTXdU0p0QQROKOaUUW4oSWighaq5FrXquEc80YQwRUXJaSE8qbUpsHYcFbgMTjf7l2G7rM3McmFjdq44UzT9VEWrKREiHIA6RbUoYsxmEYug12osJIIyrUyuVEm1z6k4HKjTLIhd_ZXoKJWrgnKaxt34QILRBgesJstZoZnv6wJMmprvDYzG4xOctbZf4p-ATADf5g</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>26854998</pqid></control><display><type>article</type><title>Exploring CMP solutions to planarity challenges with tungsten plugs</title><source>Elsevier ScienceDirect Journals</source><creator>Mendonca, John ; Murella, Krishna ; Kim, Inki ; Schlueter, Jim ; Karlsrud, Chris</creator><creatorcontrib>Mendonca, John ; Murella, Krishna ; Kim, Inki ; Schlueter, Jim ; Karlsrud, Chris</creatorcontrib><description>Tungsten plugs have been used in the recent past for local interconnects and for level–level interconnect applications. The resist etch back process has been the method of choice historically for planarization purposes. However, with the advent of chemical mechanical polishing (CMP) technology, one has an alternate path for achieving global planarity. Process integration issues have to be worked out. In this paper, we have explored the effect of various process parameters and consumable changes on planarity/non-uniformity. The across wafer and wafer–wafer non-uniformity 1-sigma was reduced from 10–20% to <10%. The optimized process was verified on a 500 wafer extended run to obtain >5000 Å/min with 5.5% wafer–wafer removal variation.</description><identifier>ISSN: 0040-6090</identifier><identifier>EISSN: 1879-2731</identifier><identifier>DOI: 10.1016/S0040-6090(97)01076-6</identifier><identifier>CODEN: THSFAP</identifier><language>eng</language><publisher>Lausanne: Elsevier B.V</publisher><subject>Applied sciences ; Chemical mechanical polishing (CMP) ; Electronics ; Exact sciences and technology ; Microelectronic fabrication (materials and surfaces technology) ; Multi-headed tools ; Non-uniformity reduction ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><ispartof>Thin solid films, 1998-05, Vol.320 (1), p.103-109</ispartof><rights>1998 Elsevier Science S.A.</rights><rights>1998 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c367t-bbb554c4140d5c65a47e5815952a87ccbaf7737f9497a79805457f8cef33e7623</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://www.sciencedirect.com/science/article/pii/S0040609097010766$$EHTML$$P50$$Gelsevier$$H</linktohtml><link.rule.ids>309,310,314,776,780,785,786,3537,23909,23910,25118,27901,27902,65306</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=2391463$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Mendonca, John</creatorcontrib><creatorcontrib>Murella, Krishna</creatorcontrib><creatorcontrib>Kim, Inki</creatorcontrib><creatorcontrib>Schlueter, Jim</creatorcontrib><creatorcontrib>Karlsrud, Chris</creatorcontrib><title>Exploring CMP solutions to planarity challenges with tungsten plugs</title><title>Thin solid films</title><description>Tungsten plugs have been used in the recent past for local interconnects and for level–level interconnect applications. The resist etch back process has been the method of choice historically for planarization purposes. However, with the advent of chemical mechanical polishing (CMP) technology, one has an alternate path for achieving global planarity. Process integration issues have to be worked out. In this paper, we have explored the effect of various process parameters and consumable changes on planarity/non-uniformity. The across wafer and wafer–wafer non-uniformity 1-sigma was reduced from 10–20% to <10%. The optimized process was verified on a 500 wafer extended run to obtain >5000 Å/min with 5.5% wafer–wafer removal variation.</description><subject>Applied sciences</subject><subject>Chemical mechanical polishing (CMP)</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Microelectronic fabrication (materials and surfaces technology)</subject><subject>Multi-headed tools</subject><subject>Non-uniformity reduction</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><issn>0040-6090</issn><issn>1879-2731</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1998</creationdate><recordtype>article</recordtype><recordid>eNqFkMtOwzAQRS0EEqXwCUhZIASLgB2_4hVCUXlIRSABa8txndTIdYrtAP170hZ1y2o2586dOQCcIniFIGLXrxASmDMo4IXglxBBznK2B0ao5CIvOEb7YLRDDsFRjB8QQlQUeASqyc_SdcH6NqueXrLYuT7ZzscsddnSKa-CTatMz5VzxrcmZt82zbPU-zYm4wekb-MxOGiUi-bkb47B-93krXrIp8_3j9XtNNeY8ZTXdU0p0QQROKOaUUW4oSWighaq5FrXquEc80YQwRUXJaSE8qbUpsHYcFbgMTjf7l2G7rM3McmFjdq44UzT9VEWrKREiHIA6RbUoYsxmEYug12osJIIyrUyuVEm1z6k4HKjTLIhd_ZXoKJWrgnKaxt34QILRBgesJstZoZnv6wJMmprvDYzG4xOctbZf4p-ATADf5g</recordid><startdate>19980504</startdate><enddate>19980504</enddate><creator>Mendonca, John</creator><creator>Murella, Krishna</creator><creator>Kim, Inki</creator><creator>Schlueter, Jim</creator><creator>Karlsrud, Chris</creator><general>Elsevier B.V</general><general>Elsevier Science</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19980504</creationdate><title>Exploring CMP solutions to planarity challenges with tungsten plugs</title><author>Mendonca, John ; Murella, Krishna ; Kim, Inki ; Schlueter, Jim ; Karlsrud, Chris</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c367t-bbb554c4140d5c65a47e5815952a87ccbaf7737f9497a79805457f8cef33e7623</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1998</creationdate><topic>Applied sciences</topic><topic>Chemical mechanical polishing (CMP)</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Microelectronic fabrication (materials and surfaces technology)</topic><topic>Multi-headed tools</topic><topic>Non-uniformity reduction</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Mendonca, John</creatorcontrib><creatorcontrib>Murella, Krishna</creatorcontrib><creatorcontrib>Kim, Inki</creatorcontrib><creatorcontrib>Schlueter, Jim</creatorcontrib><creatorcontrib>Karlsrud, Chris</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Thin solid films</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Mendonca, John</au><au>Murella, Krishna</au><au>Kim, Inki</au><au>Schlueter, Jim</au><au>Karlsrud, Chris</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Exploring CMP solutions to planarity challenges with tungsten plugs</atitle><jtitle>Thin solid films</jtitle><date>1998-05-04</date><risdate>1998</risdate><volume>320</volume><issue>1</issue><spage>103</spage><epage>109</epage><pages>103-109</pages><issn>0040-6090</issn><eissn>1879-2731</eissn><coden>THSFAP</coden><abstract>Tungsten plugs have been used in the recent past for local interconnects and for level–level interconnect applications. The resist etch back process has been the method of choice historically for planarization purposes. However, with the advent of chemical mechanical polishing (CMP) technology, one has an alternate path for achieving global planarity. Process integration issues have to be worked out. In this paper, we have explored the effect of various process parameters and consumable changes on planarity/non-uniformity. The across wafer and wafer–wafer non-uniformity 1-sigma was reduced from 10–20% to <10%. The optimized process was verified on a 500 wafer extended run to obtain >5000 Å/min with 5.5% wafer–wafer removal variation.</abstract><cop>Lausanne</cop><pub>Elsevier B.V</pub><doi>10.1016/S0040-6090(97)01076-6</doi><tpages>7</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0040-6090 |
ispartof | Thin solid films, 1998-05, Vol.320 (1), p.103-109 |
issn | 0040-6090 1879-2731 |
language | eng |
recordid | cdi_proquest_miscellaneous_26854998 |
source | Elsevier ScienceDirect Journals |
subjects | Applied sciences Chemical mechanical polishing (CMP) Electronics Exact sciences and technology Microelectronic fabrication (materials and surfaces technology) Multi-headed tools Non-uniformity reduction Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices |
title | Exploring CMP solutions to planarity challenges with tungsten plugs |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T04%3A36%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Exploring%20CMP%20solutions%20to%20planarity%20challenges%20with%20tungsten%20plugs&rft.jtitle=Thin%20solid%20films&rft.au=Mendonca,%20John&rft.date=1998-05-04&rft.volume=320&rft.issue=1&rft.spage=103&rft.epage=109&rft.pages=103-109&rft.issn=0040-6090&rft.eissn=1879-2731&rft.coden=THSFAP&rft_id=info:doi/10.1016/S0040-6090(97)01076-6&rft_dat=%3Cproquest_cross%3E26854998%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=26854998&rft_id=info:pmid/&rft_els_id=S0040609097010766&rfr_iscdi=true |