A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing

This paper presents a preliminary analysis of the relationship between selected input and output variables in semiconductor backend manufacturing system, using a data driven discrete event simulation model. This study is of interest and importance for a better understanding of the controllable input...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Computers in industry 2001-05, Vol.45 (1), p.59-78
Hauptverfasser: Sivakumar, Appa Iyer, Chong, Chin Soon
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 78
container_issue 1
container_start_page 59
container_title Computers in industry
container_volume 45
creator Sivakumar, Appa Iyer
Chong, Chin Soon
description This paper presents a preliminary analysis of the relationship between selected input and output variables in semiconductor backend manufacturing system, using a data driven discrete event simulation model. This study is of interest and importance for a better understanding of the controllable input variables in an effort to reduce factory cycle time and distribution. Our analysis quantifies the effect of varying the input variables of lot release controls, heuristic machine dispatching rules, elimination of selected processes, material handling time, set-up time, and machine up time on selected output variables of throughput, cycle time and cycle time spread. Simulation model of a semiconductor site based in Singapore is used as the base case and the effects are quantified against the base model.
doi_str_mv 10.1016/S0166-3615(01)00081-1
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_26834557</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S0166361501000811</els_id><sourcerecordid>74615333</sourcerecordid><originalsourceid>FETCH-LOGICAL-c365t-31b6d6279ced37a9bfe5c6963111b9896decd1ecd0cdf852cdfa0f9da18888273</originalsourceid><addsrcrecordid>eNqFkU1r3DAQhkVooZtNf0JB5BASqBONFcv2qSxL-gELPSQ9C1kab5TY1kYfgf33kXdDD710YGYuz7zwzkvIF2DXwEDc3OchCi6gumRwxRhroIATsoCmLgsB7e0HsviLfCKnITxliNW1WJBxRYMd06CidRPtVEBD1aSGfbCBup7qvR6QRjsiNTZEb7s0k18zZGh89C5tH3cpUjvRgKPVbjJJR-ezlH7GzIxqSr3SMXk7bc_Ix14NAT-_7yX58_3uYf2z2Pz-8Wu92hSaiyoWHDphRFm3Gg2vVdv1WGnRCg4AXdu0wqA2kJtp0zdVmadifWsUNLnKmi_JxVF3591LwhDlaIPGYVATuhRkKRp-W1UzeP4P-OSSz_4zw6ta8JZDhqojpL0LwWMvd96Oyu8lMDknIA8JyPm9koE8JCDnu2_HO8xWXy16GbTFKZuyHnWUxtn_KLwB6FqPsA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>235763931</pqid></control><display><type>article</type><title>A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing</title><source>ScienceDirect Journals (5 years ago - present)</source><creator>Sivakumar, Appa Iyer ; Chong, Chin Soon</creator><creatorcontrib>Sivakumar, Appa Iyer ; Chong, Chin Soon</creatorcontrib><description>This paper presents a preliminary analysis of the relationship between selected input and output variables in semiconductor backend manufacturing system, using a data driven discrete event simulation model. This study is of interest and importance for a better understanding of the controllable input variables in an effort to reduce factory cycle time and distribution. Our analysis quantifies the effect of varying the input variables of lot release controls, heuristic machine dispatching rules, elimination of selected processes, material handling time, set-up time, and machine up time on selected output variables of throughput, cycle time and cycle time spread. Simulation model of a semiconductor site based in Singapore is used as the base case and the effects are quantified against the base model.</description><identifier>ISSN: 0166-3615</identifier><identifier>EISSN: 1872-6194</identifier><identifier>DOI: 10.1016/S0166-3615(01)00081-1</identifier><identifier>CODEN: CINUD4</identifier><language>eng</language><publisher>Amsterdam: Elsevier B.V</publisher><subject>98 Percentile cycle time ; Computer programming ; Cycle time distribution ; Lot release scheduling ; Manufacturing ; Semiconductor manufacturing ; Semiconductors ; Simulation ; Studies ; Throughput</subject><ispartof>Computers in industry, 2001-05, Vol.45 (1), p.59-78</ispartof><rights>2001 Elsevier Science B.V.</rights><rights>Copyright Elsevier Sequoia S.A. May 2001</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c365t-31b6d6279ced37a9bfe5c6963111b9896decd1ecd0cdf852cdfa0f9da18888273</citedby><cites>FETCH-LOGICAL-c365t-31b6d6279ced37a9bfe5c6963111b9896decd1ecd0cdf852cdfa0f9da18888273</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://dx.doi.org/10.1016/S0166-3615(01)00081-1$$EHTML$$P50$$Gelsevier$$H</linktohtml><link.rule.ids>314,780,784,3549,27923,27924,45994</link.rule.ids></links><search><creatorcontrib>Sivakumar, Appa Iyer</creatorcontrib><creatorcontrib>Chong, Chin Soon</creatorcontrib><title>A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing</title><title>Computers in industry</title><description>This paper presents a preliminary analysis of the relationship between selected input and output variables in semiconductor backend manufacturing system, using a data driven discrete event simulation model. This study is of interest and importance for a better understanding of the controllable input variables in an effort to reduce factory cycle time and distribution. Our analysis quantifies the effect of varying the input variables of lot release controls, heuristic machine dispatching rules, elimination of selected processes, material handling time, set-up time, and machine up time on selected output variables of throughput, cycle time and cycle time spread. Simulation model of a semiconductor site based in Singapore is used as the base case and the effects are quantified against the base model.</description><subject>98 Percentile cycle time</subject><subject>Computer programming</subject><subject>Cycle time distribution</subject><subject>Lot release scheduling</subject><subject>Manufacturing</subject><subject>Semiconductor manufacturing</subject><subject>Semiconductors</subject><subject>Simulation</subject><subject>Studies</subject><subject>Throughput</subject><issn>0166-3615</issn><issn>1872-6194</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2001</creationdate><recordtype>article</recordtype><recordid>eNqFkU1r3DAQhkVooZtNf0JB5BASqBONFcv2qSxL-gELPSQ9C1kab5TY1kYfgf33kXdDD710YGYuz7zwzkvIF2DXwEDc3OchCi6gumRwxRhroIATsoCmLgsB7e0HsviLfCKnITxliNW1WJBxRYMd06CidRPtVEBD1aSGfbCBup7qvR6QRjsiNTZEb7s0k18zZGh89C5tH3cpUjvRgKPVbjJJR-ezlH7GzIxqSr3SMXk7bc_Ix14NAT-_7yX58_3uYf2z2Pz-8Wu92hSaiyoWHDphRFm3Gg2vVdv1WGnRCg4AXdu0wqA2kJtp0zdVmadifWsUNLnKmi_JxVF3591LwhDlaIPGYVATuhRkKRp-W1UzeP4P-OSSz_4zw6ta8JZDhqojpL0LwWMvd96Oyu8lMDknIA8JyPm9koE8JCDnu2_HO8xWXy16GbTFKZuyHnWUxtn_KLwB6FqPsA</recordid><startdate>20010501</startdate><enddate>20010501</enddate><creator>Sivakumar, Appa Iyer</creator><creator>Chong, Chin Soon</creator><general>Elsevier B.V</general><general>Elsevier Sequoia S.A</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>7TB</scope><scope>FR3</scope></search><sort><creationdate>20010501</creationdate><title>A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing</title><author>Sivakumar, Appa Iyer ; Chong, Chin Soon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c365t-31b6d6279ced37a9bfe5c6963111b9896decd1ecd0cdf852cdfa0f9da18888273</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2001</creationdate><topic>98 Percentile cycle time</topic><topic>Computer programming</topic><topic>Cycle time distribution</topic><topic>Lot release scheduling</topic><topic>Manufacturing</topic><topic>Semiconductor manufacturing</topic><topic>Semiconductors</topic><topic>Simulation</topic><topic>Studies</topic><topic>Throughput</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Sivakumar, Appa Iyer</creatorcontrib><creatorcontrib>Chong, Chin Soon</creatorcontrib><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Mechanical &amp; Transportation Engineering Abstracts</collection><collection>Engineering Research Database</collection><jtitle>Computers in industry</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Sivakumar, Appa Iyer</au><au>Chong, Chin Soon</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing</atitle><jtitle>Computers in industry</jtitle><date>2001-05-01</date><risdate>2001</risdate><volume>45</volume><issue>1</issue><spage>59</spage><epage>78</epage><pages>59-78</pages><issn>0166-3615</issn><eissn>1872-6194</eissn><coden>CINUD4</coden><abstract>This paper presents a preliminary analysis of the relationship between selected input and output variables in semiconductor backend manufacturing system, using a data driven discrete event simulation model. This study is of interest and importance for a better understanding of the controllable input variables in an effort to reduce factory cycle time and distribution. Our analysis quantifies the effect of varying the input variables of lot release controls, heuristic machine dispatching rules, elimination of selected processes, material handling time, set-up time, and machine up time on selected output variables of throughput, cycle time and cycle time spread. Simulation model of a semiconductor site based in Singapore is used as the base case and the effects are quantified against the base model.</abstract><cop>Amsterdam</cop><pub>Elsevier B.V</pub><doi>10.1016/S0166-3615(01)00081-1</doi><tpages>20</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0166-3615
ispartof Computers in industry, 2001-05, Vol.45 (1), p.59-78
issn 0166-3615
1872-6194
language eng
recordid cdi_proquest_miscellaneous_26834557
source ScienceDirect Journals (5 years ago - present)
subjects 98 Percentile cycle time
Computer programming
Cycle time distribution
Lot release scheduling
Manufacturing
Semiconductor manufacturing
Semiconductors
Simulation
Studies
Throughput
title A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T13%3A12%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20simulation%20based%20analysis%20of%20cycle%20time%20distribution,%20and%20throughput%20in%20semiconductor%20backend%20manufacturing&rft.jtitle=Computers%20in%20industry&rft.au=Sivakumar,%20Appa%20Iyer&rft.date=2001-05-01&rft.volume=45&rft.issue=1&rft.spage=59&rft.epage=78&rft.pages=59-78&rft.issn=0166-3615&rft.eissn=1872-6194&rft.coden=CINUD4&rft_id=info:doi/10.1016/S0166-3615(01)00081-1&rft_dat=%3Cproquest_cross%3E74615333%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=235763931&rft_id=info:pmid/&rft_els_id=S0166361501000811&rfr_iscdi=true