Structural and behavioral synthesis for testability techniques

In this paper, a behavioral synthesis for testability system is presented. In this system, a testability modifier is connected to an existing behavioral level synthesis program, which accepts a circuit's behavioral description in C or VHDL as input. The outline of the system is as follows: (1)...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on computer-aided design of integrated circuits and systems 1994-06, Vol.13 (6), p.777-785
Hauptverfasser:	Chung-Hsing Chen, Karnik, T., Saab, D.G.
Format:	Artikel
Sprache:	eng
Schlagworte:	Applied sciences Circuit synthesis Circuit testing Combinational circuits Controllability Design for testability Design. Technologies. Operation analysis. Testing Electronics Exact sciences and technology Flip-flops Integrated circuits NASA Observability Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Sequential analysis System testing
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!