Relaxable damage in hot-carrier stressing of n-MOS transistors-oxide traps in the near interfacial region of the gate oxide

An examination of the relaxable hot-carrier stressing damage indicates that the relaxation is due to charge trapped in the oxide located within tunneling distance of the Si-SiO/sub 2/ interface, which charges during stressing and discharges by tunneling back out into the silicon. Both hole and elect...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on electron devices 1990-03, Vol.37 (3), p.708-717
Hauptverfasser: Bourcerie, M., Doyle, B.S., Marchetaux, J.-C., Soret, J.-C., Boudou, A.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 717
container_issue 3
container_start_page 708
container_title IEEE transactions on electron devices
container_volume 37
creator Bourcerie, M.
Doyle, B.S.
Marchetaux, J.-C.
Soret, J.-C.
Boudou, A.
description An examination of the relaxable hot-carrier stressing damage indicates that the relaxation is due to charge trapped in the oxide located within tunneling distance of the Si-SiO/sub 2/ interface, which charges during stressing and discharges by tunneling back out into the silicon. Both hole and electron traps are involved. The traps can be filled, either by injecting charge into the oxide by channel hot-carrier stressing, or by applying a strong bias to the gate (+or-4 MV/cm), with the drain grounded so that electrons/holes tunnel in from the silicon. The relaxable states can thus be thought of as constituting a third type of stress-induced defect, having some of the characteristics of both interface states and oxide trapped charge. They are found to be created for the stressing conditions around V/sub g/=V/sub d//4, indicating that they are generated by hot hole injection. The sites, which appear to be situated at fixed distances into the oxide from the interface, are created obeying a time power law with gradient 0.3. Athough the relaxable states typically make up about 5-20% of the total hot carrier damage, they may be of some importance as they could be the precursors to interface states.< >
doi_str_mv 10.1109/16.47776
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_24959692</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>47776</ieee_id><sourcerecordid>28552752</sourcerecordid><originalsourceid>FETCH-LOGICAL-c400t-c502a8508aac30726a1d73c28c177243a387b1f755871339a3e872d9a838ec1b3</originalsourceid><addsrcrecordid>eNqFkUlLxEAQhRtRcFzAq7c-iHiJ9pLejiJuoAgu51DTUxlbMsnYFUHxz5vMiFdPtX3vUVQxdiDFqZQinEl7Wjrn7AabSGNcEWxpN9lECOmLoL3eZjtEb0Npy1JN2PcjNvAJ0wb5DBYwR55a_tr1RYScE2ZOfUai1M55V_O2uH944n2GlhL1Xaai-0wzHDtLGpX9K_IWIQ95j7mGmKDhGeepa0f9OJ5Dj3wl22NbNTSE-79xl71cXT5f3BR3D9e3F-d3RSyFGDYxQoE3wgNELZyyIGdOR-WjdE6VGrR3U1k7Y7yTWgfQ6J2aBfDaY5RTvcuO177L3L1_IPXVIlHEpoEWuw-qlDdGOaP-B8tggg0jeLIGY-6IMtbVMqcF5K9Kimp8QyVttXrDgB79egJFaOrhdjHRH2-DVK4cscM1lhDxb7q2-AHc_Y7D</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>24959692</pqid></control><display><type>article</type><title>Relaxable damage in hot-carrier stressing of n-MOS transistors-oxide traps in the near interfacial region of the gate oxide</title><source>IEEE Electronic Library (IEL)</source><creator>Bourcerie, M. ; Doyle, B.S. ; Marchetaux, J.-C. ; Soret, J.-C. ; Boudou, A.</creator><creatorcontrib>Bourcerie, M. ; Doyle, B.S. ; Marchetaux, J.-C. ; Soret, J.-C. ; Boudou, A.</creatorcontrib><description>An examination of the relaxable hot-carrier stressing damage indicates that the relaxation is due to charge trapped in the oxide located within tunneling distance of the Si-SiO/sub 2/ interface, which charges during stressing and discharges by tunneling back out into the silicon. Both hole and electron traps are involved. The traps can be filled, either by injecting charge into the oxide by channel hot-carrier stressing, or by applying a strong bias to the gate (+or-4 MV/cm), with the drain grounded so that electrons/holes tunnel in from the silicon. The relaxable states can thus be thought of as constituting a third type of stress-induced defect, having some of the characteristics of both interface states and oxide trapped charge. They are found to be created for the stressing conditions around V/sub g/=V/sub d//4, indicating that they are generated by hot hole injection. The sites, which appear to be situated at fixed distances into the oxide from the interface, are created obeying a time power law with gradient 0.3. Athough the relaxable states typically make up about 5-20% of the total hot carrier damage, they may be of some importance as they could be the precursors to interface states.&lt; &gt;</description><identifier>ISSN: 0018-9383</identifier><identifier>EISSN: 1557-9646</identifier><identifier>DOI: 10.1109/16.47776</identifier><identifier>CODEN: IETDAI</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Degradation ; Electron traps ; Electronics ; Exact sciences and technology ; Fault location ; Hot carriers ; Interface states ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Silicon ; Transistors ; Tunneling ; Virtual reality ; Voltage</subject><ispartof>IEEE transactions on electron devices, 1990-03, Vol.37 (3), p.708-717</ispartof><rights>1990 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c400t-c502a8508aac30726a1d73c28c177243a387b1f755871339a3e872d9a838ec1b3</citedby><cites>FETCH-LOGICAL-c400t-c502a8508aac30726a1d73c28c177243a387b1f755871339a3e872d9a838ec1b3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/47776$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>315,781,785,797,27926,27927,54760</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/47776$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=6912746$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Bourcerie, M.</creatorcontrib><creatorcontrib>Doyle, B.S.</creatorcontrib><creatorcontrib>Marchetaux, J.-C.</creatorcontrib><creatorcontrib>Soret, J.-C.</creatorcontrib><creatorcontrib>Boudou, A.</creatorcontrib><title>Relaxable damage in hot-carrier stressing of n-MOS transistors-oxide traps in the near interfacial region of the gate oxide</title><title>IEEE transactions on electron devices</title><addtitle>TED</addtitle><description>An examination of the relaxable hot-carrier stressing damage indicates that the relaxation is due to charge trapped in the oxide located within tunneling distance of the Si-SiO/sub 2/ interface, which charges during stressing and discharges by tunneling back out into the silicon. Both hole and electron traps are involved. The traps can be filled, either by injecting charge into the oxide by channel hot-carrier stressing, or by applying a strong bias to the gate (+or-4 MV/cm), with the drain grounded so that electrons/holes tunnel in from the silicon. The relaxable states can thus be thought of as constituting a third type of stress-induced defect, having some of the characteristics of both interface states and oxide trapped charge. They are found to be created for the stressing conditions around V/sub g/=V/sub d//4, indicating that they are generated by hot hole injection. The sites, which appear to be situated at fixed distances into the oxide from the interface, are created obeying a time power law with gradient 0.3. Athough the relaxable states typically make up about 5-20% of the total hot carrier damage, they may be of some importance as they could be the precursors to interface states.&lt; &gt;</description><subject>Applied sciences</subject><subject>Degradation</subject><subject>Electron traps</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Fault location</subject><subject>Hot carriers</subject><subject>Interface states</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Silicon</subject><subject>Transistors</subject><subject>Tunneling</subject><subject>Virtual reality</subject><subject>Voltage</subject><issn>0018-9383</issn><issn>1557-9646</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1990</creationdate><recordtype>article</recordtype><recordid>eNqFkUlLxEAQhRtRcFzAq7c-iHiJ9pLejiJuoAgu51DTUxlbMsnYFUHxz5vMiFdPtX3vUVQxdiDFqZQinEl7Wjrn7AabSGNcEWxpN9lECOmLoL3eZjtEb0Npy1JN2PcjNvAJ0wb5DBYwR55a_tr1RYScE2ZOfUai1M55V_O2uH944n2GlhL1Xaai-0wzHDtLGpX9K_IWIQ95j7mGmKDhGeepa0f9OJ5Dj3wl22NbNTSE-79xl71cXT5f3BR3D9e3F-d3RSyFGDYxQoE3wgNELZyyIGdOR-WjdE6VGrR3U1k7Y7yTWgfQ6J2aBfDaY5RTvcuO177L3L1_IPXVIlHEpoEWuw-qlDdGOaP-B8tggg0jeLIGY-6IMtbVMqcF5K9Kimp8QyVttXrDgB79egJFaOrhdjHRH2-DVK4cscM1lhDxb7q2-AHc_Y7D</recordid><startdate>19900301</startdate><enddate>19900301</enddate><creator>Bourcerie, M.</creator><creator>Doyle, B.S.</creator><creator>Marchetaux, J.-C.</creator><creator>Soret, J.-C.</creator><creator>Boudou, A.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19900301</creationdate><title>Relaxable damage in hot-carrier stressing of n-MOS transistors-oxide traps in the near interfacial region of the gate oxide</title><author>Bourcerie, M. ; Doyle, B.S. ; Marchetaux, J.-C. ; Soret, J.-C. ; Boudou, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c400t-c502a8508aac30726a1d73c28c177243a387b1f755871339a3e872d9a838ec1b3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1990</creationdate><topic>Applied sciences</topic><topic>Degradation</topic><topic>Electron traps</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Fault location</topic><topic>Hot carriers</topic><topic>Interface states</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Silicon</topic><topic>Transistors</topic><topic>Tunneling</topic><topic>Virtual reality</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Bourcerie, M.</creatorcontrib><creatorcontrib>Doyle, B.S.</creatorcontrib><creatorcontrib>Marchetaux, J.-C.</creatorcontrib><creatorcontrib>Soret, J.-C.</creatorcontrib><creatorcontrib>Boudou, A.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on electron devices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bourcerie, M.</au><au>Doyle, B.S.</au><au>Marchetaux, J.-C.</au><au>Soret, J.-C.</au><au>Boudou, A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Relaxable damage in hot-carrier stressing of n-MOS transistors-oxide traps in the near interfacial region of the gate oxide</atitle><jtitle>IEEE transactions on electron devices</jtitle><stitle>TED</stitle><date>1990-03-01</date><risdate>1990</risdate><volume>37</volume><issue>3</issue><spage>708</spage><epage>717</epage><pages>708-717</pages><issn>0018-9383</issn><eissn>1557-9646</eissn><coden>IETDAI</coden><abstract>An examination of the relaxable hot-carrier stressing damage indicates that the relaxation is due to charge trapped in the oxide located within tunneling distance of the Si-SiO/sub 2/ interface, which charges during stressing and discharges by tunneling back out into the silicon. Both hole and electron traps are involved. The traps can be filled, either by injecting charge into the oxide by channel hot-carrier stressing, or by applying a strong bias to the gate (+or-4 MV/cm), with the drain grounded so that electrons/holes tunnel in from the silicon. The relaxable states can thus be thought of as constituting a third type of stress-induced defect, having some of the characteristics of both interface states and oxide trapped charge. They are found to be created for the stressing conditions around V/sub g/=V/sub d//4, indicating that they are generated by hot hole injection. The sites, which appear to be situated at fixed distances into the oxide from the interface, are created obeying a time power law with gradient 0.3. Athough the relaxable states typically make up about 5-20% of the total hot carrier damage, they may be of some importance as they could be the precursors to interface states.&lt; &gt;</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/16.47776</doi><tpages>10</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9383
ispartof IEEE transactions on electron devices, 1990-03, Vol.37 (3), p.708-717
issn 0018-9383
1557-9646
language eng
recordid cdi_proquest_miscellaneous_24959692
source IEEE Electronic Library (IEL)
subjects Applied sciences
Degradation
Electron traps
Electronics
Exact sciences and technology
Fault location
Hot carriers
Interface states
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Silicon
Transistors
Tunneling
Virtual reality
Voltage
title Relaxable damage in hot-carrier stressing of n-MOS transistors-oxide traps in the near interfacial region of the gate oxide
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T09%3A30%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Relaxable%20damage%20in%20hot-carrier%20stressing%20of%20n-MOS%20transistors-oxide%20traps%20in%20the%20near%20interfacial%20region%20of%20the%20gate%20oxide&rft.jtitle=IEEE%20transactions%20on%20electron%20devices&rft.au=Bourcerie,%20M.&rft.date=1990-03-01&rft.volume=37&rft.issue=3&rft.spage=708&rft.epage=717&rft.pages=708-717&rft.issn=0018-9383&rft.eissn=1557-9646&rft.coden=IETDAI&rft_id=info:doi/10.1109/16.47776&rft_dat=%3Cproquest_RIE%3E28552752%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=24959692&rft_id=info:pmid/&rft_ieee_id=47776&rfr_iscdi=true