Hardware/software partitioning and pipelining
For a given throughput constrained system-level specification,we present a design flow and an algorithm to select software(general purpose processors) and hardware components,and then partition and pipeline the specification amongstthe selected components.This is done so as to beat satisfythe throug...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 716 |
|---|---|
| container_issue | |
| container_start_page | 713 |
| container_title | |
| container_volume | |
| creator | Bakshi, Smita Gajski, Daniel D. |
| description | For a given throughput constrained system-level specification,we present a design flow and an algorithm to select software(general purpose processors) and hardware components,and then partition and pipeline the specification amongstthe selected components.This is done so as to beat satisfythe throughput constraint at minimal hardware cost.Ourability to pipeline the design at several levels, enables us toattain high throughput designs, and also distinguishes ourwork from previously proposed hardware/software partitioning algorithms. |
| doi_str_mv | 10.1145/266021.266349 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>proquest_acm_b</sourceid><recordid>TN_cdi_proquest_miscellaneous_23078894</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>31223024</sourcerecordid><originalsourceid>FETCH-LOGICAL-a322t-b2dacd94634bc163bfd73b39b9d26187f45f35316210eb78eba56599b4d3a4633</originalsourceid><addsrcrecordid>eNqFkEFLxDAQhQMquK579N6TJ7ubySRtcpRFXWHBi4K3kDSJRLttbbr4922p4HHn8mbgm8fjEXIDdA3AxYYVBWWwHgW5OiNXVKpSgWIUz8mClihzoPT9kqxS-qTjSGAg6ILkO9O7H9P7TWrDMC1ZZ_ohDrFtYvORmcZlXex8HafzmlwEUye_-tMleXt8eN3u8v3L0_P2fp8bZGzILXOmcoqPWWwFBdrgSrSorHKsAFkGLgIKhIIB9baU3hpRCKUsd2jGL1yS29m369vvo0-DPsRU-bo2jW-PSSMwhpTxk-BIlVKqCbybQVMdtG3br6SB6qk6PVen5-q07aMP_74ncPwFTqprgA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>23078894</pqid></control><display><type>conference_proceeding</type><title>Hardware/software partitioning and pipelining</title><source>IEEE Electronic Library (IEL)</source><creator>Bakshi, Smita ; Gajski, Daniel D.</creator><creatorcontrib>Bakshi, Smita ; Gajski, Daniel D.</creatorcontrib><description>For a given throughput constrained system-level specification,we present a design flow and an algorithm to select software(general purpose processors) and hardware components,and then partition and pipeline the specification amongstthe selected components.This is done so as to beat satisfythe throughput constraint at minimal hardware cost.Ourability to pipeline the design at several levels, enables us toattain high throughput designs, and also distinguishes ourwork from previously proposed hardware/software partitioning algorithms.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 0897919203</identifier><identifier>ISBN: 9780897919203</identifier><identifier>DOI: 10.1145/266021.266349</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Computer systems organization ; Computer systems organization -- Dependable and fault-tolerant systems and networks ; General and reference -- Cross-computing tools and techniques -- Performance ; Mathematics of computing -- Mathematical software ; Networks -- Network performance evaluation</subject><ispartof>DAC 97: 34th Annual ACM-IEEE Design Automation Conference, 1997, p.713-716</ispartof><rights>1997 ACM</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Bakshi, Smita</creatorcontrib><creatorcontrib>Gajski, Daniel D.</creatorcontrib><title>Hardware/software partitioning and pipelining</title><title>DAC 97: 34th Annual ACM-IEEE Design Automation Conference</title><description>For a given throughput constrained system-level specification,we present a design flow and an algorithm to select software(general purpose processors) and hardware components,and then partition and pipeline the specification amongstthe selected components.This is done so as to beat satisfythe throughput constraint at minimal hardware cost.Ourability to pipeline the design at several levels, enables us toattain high throughput designs, and also distinguishes ourwork from previously proposed hardware/software partitioning algorithms.</description><subject>Computer systems organization</subject><subject>Computer systems organization -- Dependable and fault-tolerant systems and networks</subject><subject>General and reference -- Cross-computing tools and techniques -- Performance</subject><subject>Mathematics of computing -- Mathematical software</subject><subject>Networks -- Network performance evaluation</subject><issn>0738-100X</issn><isbn>0897919203</isbn><isbn>9780897919203</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1997</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNqFkEFLxDAQhQMquK579N6TJ7ubySRtcpRFXWHBi4K3kDSJRLttbbr4922p4HHn8mbgm8fjEXIDdA3AxYYVBWWwHgW5OiNXVKpSgWIUz8mClihzoPT9kqxS-qTjSGAg6ILkO9O7H9P7TWrDMC1ZZ_ohDrFtYvORmcZlXex8HafzmlwEUye_-tMleXt8eN3u8v3L0_P2fp8bZGzILXOmcoqPWWwFBdrgSrSorHKsAFkGLgIKhIIB9baU3hpRCKUsd2jGL1yS29m369vvo0-DPsRU-bo2jW-PSSMwhpTxk-BIlVKqCbybQVMdtG3br6SB6qk6PVen5-q07aMP_74ncPwFTqprgA</recordid><startdate>19970101</startdate><enddate>19970101</enddate><creator>Bakshi, Smita</creator><creator>Gajski, Daniel D.</creator><general>ACM</general><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19970101</creationdate><title>Hardware/software partitioning and pipelining</title><author>Bakshi, Smita ; Gajski, Daniel D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a322t-b2dacd94634bc163bfd73b39b9d26187f45f35316210eb78eba56599b4d3a4633</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1997</creationdate><topic>Computer systems organization</topic><topic>Computer systems organization -- Dependable and fault-tolerant systems and networks</topic><topic>General and reference -- Cross-computing tools and techniques -- Performance</topic><topic>Mathematics of computing -- Mathematical software</topic><topic>Networks -- Network performance evaluation</topic><toplevel>online_resources</toplevel><creatorcontrib>Bakshi, Smita</creatorcontrib><creatorcontrib>Gajski, Daniel D.</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Bakshi, Smita</au><au>Gajski, Daniel D.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Hardware/software partitioning and pipelining</atitle><btitle>DAC 97: 34th Annual ACM-IEEE Design Automation Conference</btitle><date>1997-01-01</date><risdate>1997</risdate><spage>713</spage><epage>716</epage><pages>713-716</pages><issn>0738-100X</issn><isbn>0897919203</isbn><isbn>9780897919203</isbn><abstract>For a given throughput constrained system-level specification,we present a design flow and an algorithm to select software(general purpose processors) and hardware components,and then partition and pipeline the specification amongstthe selected components.This is done so as to beat satisfythe throughput constraint at minimal hardware cost.Ourability to pipeline the design at several levels, enables us toattain high throughput designs, and also distinguishes ourwork from previously proposed hardware/software partitioning algorithms.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/266021.266349</doi><tpages>4</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0738-100X |
| ispartof | DAC 97: 34th Annual ACM-IEEE Design Automation Conference, 1997, p.713-716 |
| issn | 0738-100X |
| language | eng |
| recordid | cdi_proquest_miscellaneous_23078894 |
| source | IEEE Electronic Library (IEL) |
| subjects | Computer systems organization Computer systems organization -- Dependable and fault-tolerant systems and networks General and reference -- Cross-computing tools and techniques -- Performance Mathematics of computing -- Mathematical software Networks -- Network performance evaluation |
| title | Hardware/software partitioning and pipelining |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T05%3A56%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_acm_b&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Hardware/software%20partitioning%20and%20pipelining&rft.btitle=DAC%2097:%2034th%20Annual%20ACM-IEEE%20Design%20Automation%20Conference&rft.au=Bakshi,%20Smita&rft.date=1997-01-01&rft.spage=713&rft.epage=716&rft.pages=713-716&rft.issn=0738-100X&rft.isbn=0897919203&rft.isbn_list=9780897919203&rft_id=info:doi/10.1145/266021.266349&rft_dat=%3Cproquest_acm_b%3E31223024%3C/proquest_acm_b%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=23078894&rft_id=info:pmid/&rfr_iscdi=true |