Analysis and optimization of TSV-TSV coupling in three-dimensional integrated circuits

Through silicon via （TSV）-TSV coupling is detrimental to the performance of three-dimensional （3D） integrated circuits （ICs） with the major negative effect of introducing coupling noise. In order to obtain an accurate estimation of the coupling level from TSV-TSV in the early design stage, this pape...

Ausführliche Beschreibung