Cost-Effective and Variable-Channel FastICA Hardware Architecture and Implementation for EEG Signal Processing

This paper proposes a cost-effective and variable-channel floating-point fast independent component analysis (FastICA) hardware architecture and implementation for EEG signal processing. The Gram-Schmidt orthonormalization based whitening process is utilized to eliminate the use of the dedicated har...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	Journal of signal processing systems 2016-01, Vol.82 (1), p.91-113
Hauptverfasser:	Van, Lan-Da, Huang, Po-Yen, Lu, Tsung-Che
Format:	Artikel
Sprache:	eng
Schlagworte:	Algorithms Architecture (computers) Circuits and Systems Computer Imaging Eigenvalues Electrical Engineering Electroencephalography Engineering Floating point arithmetic Hardware Image Processing and Computer Vision Pattern Recognition Pattern Recognition and Graphics Preprocessing Signal processing Signal,Image and Speech Processing Vision
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!