Influence of multi-deposition multi-annealing on time-dependent dielectric breakdown characteristics of PMOS with high-k/metal gate last process
A multi-deposition multi-annealing technique (MDMA) is introduced into the process of high-k/metal gate MOSFET for the gate last process to effectively reduce the gate leakage and improve the device's performance. In this paper, we systematically investigate the electrical parameters and the time-de...
Gespeichert in:
Veröffentlicht in: | Chinese physics B 2015-11, Vol.24 (11), p.464-467 |
---|---|
1. Verfasser: | |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 467 |
---|---|
container_issue | 11 |
container_start_page | 464 |
container_title | Chinese physics B |
container_volume | 24 |
creator | 王艳蓉 杨红 徐昊 王晓磊 罗维春 祁路伟 张淑祥 王文武 闫江 朱慧珑 赵超 陈大鹏 叶甜春 |
description | A multi-deposition multi-annealing technique (MDMA) is introduced into the process of high-k/metal gate MOSFET for the gate last process to effectively reduce the gate leakage and improve the device's performance. In this paper, we systematically investigate the electrical parameters and the time-dependent dielectric breakdown (TDDB) characteristics of positive channel metal oxide semiconductor (PMOS) under different MDMA process conditions, including the depo- sition/annealing (D&A) cycles, the D&A time, and the total annealing time. The results show that the increases of the number of D&A cycles (from 1 to 2) and D&A time (from 15 s to 30 s) can contribute to the results that the gate leakage current decreases by about one order of magnitude and that the time to fail (TTF) at 63.2% increases by about several times. However, too many D&A cycles (such as 4 cycles) make the equivalent oxide thickness (EOT) increase by about 1A and the TTF of PMOS worsen. Moreover, different D&A times and numbers of D&A cycles induce different breakdown mechanisms. |
doi_str_mv | 10.1088/1674-1056/24/ll/117306 |
format | Article |
fullrecord | <record><control><sourceid>proquest_chong</sourceid><recordid>TN_cdi_proquest_miscellaneous_1786162068</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><cqvip_id>666471665</cqvip_id><sourcerecordid>1786162068</sourcerecordid><originalsourceid>FETCH-LOGICAL-c608-2b73f2436beb3f1b2f4054c2dfb0599df84f92e5830187f670e46b8f09d7420b3</originalsourceid><addsrcrecordid>eNo9kF1LwzAYhYMoOKd_QYJX3tTmq2l2KcOPwWSCuy9p-maNS9OtyRj-C3-yGxteHTg8PAcOQveUPFGiVE5lKTJKCpkzkXufU1pyIi_QiJFCZVxxcYlG_9A1uonxmxBJCeMj9DsL1u8gGMC9xd3OJ5c1sOmjS64P50KHANq7sMKHKrkOjgiEBkLCjQMPJg3O4HoAvW76fcCm1YM2CQYXkzPxqP78WHzhvUstbt2qzdZ5B0l7vNIJsNcx4c3QG4jxFl1Z7SPcnXOMlq8vy-l7Nl-8zabP88xIojJWl9wywWUNNbe0ZlaQQhjW2JoUk0ljlbATBoXihKrSypKAkLWyZNKUgpGaj9HjSXuY3e4gpqpz0YD3OkC_ixUtlaSSEakO6MMJNW0fVtvDDdVmcJ0efioppSiplAX_Awr0d4I</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1786162068</pqid></control><display><type>article</type><title>Influence of multi-deposition multi-annealing on time-dependent dielectric breakdown characteristics of PMOS with high-k/metal gate last process</title><source>IOP Publishing Journals</source><creator>王艳蓉 杨红 徐昊 王晓磊 罗维春 祁路伟 张淑祥 王文武 闫江 朱慧珑 赵超 陈大鹏 叶甜春</creator><creatorcontrib>王艳蓉 杨红 徐昊 王晓磊 罗维春 祁路伟 张淑祥 王文武 闫江 朱慧珑 赵超 陈大鹏 叶甜春</creatorcontrib><description>A multi-deposition multi-annealing technique (MDMA) is introduced into the process of high-k/metal gate MOSFET for the gate last process to effectively reduce the gate leakage and improve the device's performance. In this paper, we systematically investigate the electrical parameters and the time-dependent dielectric breakdown (TDDB) characteristics of positive channel metal oxide semiconductor (PMOS) under different MDMA process conditions, including the depo- sition/annealing (D&A) cycles, the D&A time, and the total annealing time. The results show that the increases of the number of D&A cycles (from 1 to 2) and D&A time (from 15 s to 30 s) can contribute to the results that the gate leakage current decreases by about one order of magnitude and that the time to fail (TTF) at 63.2% increases by about several times. However, too many D&A cycles (such as 4 cycles) make the equivalent oxide thickness (EOT) increase by about 1A and the TTF of PMOS worsen. Moreover, different D&A times and numbers of D&A cycles induce different breakdown mechanisms.</description><identifier>ISSN: 1674-1056</identifier><identifier>EISSN: 2058-3834</identifier><identifier>EISSN: 1741-4199</identifier><identifier>DOI: 10.1088/1674-1056/24/ll/117306</identifier><language>eng</language><subject>Annealing ; Deposition ; Dielectric breakdown ; Equivalence ; Gates ; Leakage current ; MOSFET ; MOSFETs ; Oxides ; PMOS ; 时间依赖性 ; 沉积 ; 电击穿特性 ; 等效氧化层厚度 ; 退火技术 ; 金属栅</subject><ispartof>Chinese physics B, 2015-11, Vol.24 (11), p.464-467</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttp://image.cqvip.com/vip1000/qk/85823A/85823A.jpg</thumbnail><link.rule.ids>314,778,782,27911,27912</link.rule.ids></links><search><creatorcontrib>王艳蓉 杨红 徐昊 王晓磊 罗维春 祁路伟 张淑祥 王文武 闫江 朱慧珑 赵超 陈大鹏 叶甜春</creatorcontrib><title>Influence of multi-deposition multi-annealing on time-dependent dielectric breakdown characteristics of PMOS with high-k/metal gate last process</title><title>Chinese physics B</title><addtitle>Chinese Physics</addtitle><description>A multi-deposition multi-annealing technique (MDMA) is introduced into the process of high-k/metal gate MOSFET for the gate last process to effectively reduce the gate leakage and improve the device's performance. In this paper, we systematically investigate the electrical parameters and the time-dependent dielectric breakdown (TDDB) characteristics of positive channel metal oxide semiconductor (PMOS) under different MDMA process conditions, including the depo- sition/annealing (D&A) cycles, the D&A time, and the total annealing time. The results show that the increases of the number of D&A cycles (from 1 to 2) and D&A time (from 15 s to 30 s) can contribute to the results that the gate leakage current decreases by about one order of magnitude and that the time to fail (TTF) at 63.2% increases by about several times. However, too many D&A cycles (such as 4 cycles) make the equivalent oxide thickness (EOT) increase by about 1A and the TTF of PMOS worsen. Moreover, different D&A times and numbers of D&A cycles induce different breakdown mechanisms.</description><subject>Annealing</subject><subject>Deposition</subject><subject>Dielectric breakdown</subject><subject>Equivalence</subject><subject>Gates</subject><subject>Leakage current</subject><subject>MOSFET</subject><subject>MOSFETs</subject><subject>Oxides</subject><subject>PMOS</subject><subject>时间依赖性</subject><subject>沉积</subject><subject>电击穿特性</subject><subject>等效氧化层厚度</subject><subject>退火技术</subject><subject>金属栅</subject><issn>1674-1056</issn><issn>2058-3834</issn><issn>1741-4199</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2015</creationdate><recordtype>article</recordtype><recordid>eNo9kF1LwzAYhYMoOKd_QYJX3tTmq2l2KcOPwWSCuy9p-maNS9OtyRj-C3-yGxteHTg8PAcOQveUPFGiVE5lKTJKCpkzkXufU1pyIi_QiJFCZVxxcYlG_9A1uonxmxBJCeMj9DsL1u8gGMC9xd3OJ5c1sOmjS64P50KHANq7sMKHKrkOjgiEBkLCjQMPJg3O4HoAvW76fcCm1YM2CQYXkzPxqP78WHzhvUstbt2qzdZ5B0l7vNIJsNcx4c3QG4jxFl1Z7SPcnXOMlq8vy-l7Nl-8zabP88xIojJWl9wywWUNNbe0ZlaQQhjW2JoUk0ljlbATBoXihKrSypKAkLWyZNKUgpGaj9HjSXuY3e4gpqpz0YD3OkC_ixUtlaSSEakO6MMJNW0fVtvDDdVmcJ0efioppSiplAX_Awr0d4I</recordid><startdate>20151101</startdate><enddate>20151101</enddate><creator>王艳蓉 杨红 徐昊 王晓磊 罗维春 祁路伟 张淑祥 王文武 闫江 朱慧珑 赵超 陈大鹏 叶甜春</creator><scope>2RA</scope><scope>92L</scope><scope>CQIGP</scope><scope>~WA</scope><scope>7U5</scope><scope>8FD</scope><scope>H8D</scope><scope>L7M</scope></search><sort><creationdate>20151101</creationdate><title>Influence of multi-deposition multi-annealing on time-dependent dielectric breakdown characteristics of PMOS with high-k/metal gate last process</title><author>王艳蓉 杨红 徐昊 王晓磊 罗维春 祁路伟 张淑祥 王文武 闫江 朱慧珑 赵超 陈大鹏 叶甜春</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c608-2b73f2436beb3f1b2f4054c2dfb0599df84f92e5830187f670e46b8f09d7420b3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2015</creationdate><topic>Annealing</topic><topic>Deposition</topic><topic>Dielectric breakdown</topic><topic>Equivalence</topic><topic>Gates</topic><topic>Leakage current</topic><topic>MOSFET</topic><topic>MOSFETs</topic><topic>Oxides</topic><topic>PMOS</topic><topic>时间依赖性</topic><topic>沉积</topic><topic>电击穿特性</topic><topic>等效氧化层厚度</topic><topic>退火技术</topic><topic>金属栅</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>王艳蓉 杨红 徐昊 王晓磊 罗维春 祁路伟 张淑祥 王文武 闫江 朱慧珑 赵超 陈大鹏 叶甜春</creatorcontrib><collection>中文科技期刊数据库</collection><collection>中文科技期刊数据库-CALIS站点</collection><collection>中文科技期刊数据库-7.0平台</collection><collection>中文科技期刊数据库- 镜像站点</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Aerospace Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Chinese physics B</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>王艳蓉 杨红 徐昊 王晓磊 罗维春 祁路伟 张淑祥 王文武 闫江 朱慧珑 赵超 陈大鹏 叶甜春</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Influence of multi-deposition multi-annealing on time-dependent dielectric breakdown characteristics of PMOS with high-k/metal gate last process</atitle><jtitle>Chinese physics B</jtitle><addtitle>Chinese Physics</addtitle><date>2015-11-01</date><risdate>2015</risdate><volume>24</volume><issue>11</issue><spage>464</spage><epage>467</epage><pages>464-467</pages><issn>1674-1056</issn><eissn>2058-3834</eissn><eissn>1741-4199</eissn><abstract>A multi-deposition multi-annealing technique (MDMA) is introduced into the process of high-k/metal gate MOSFET for the gate last process to effectively reduce the gate leakage and improve the device's performance. In this paper, we systematically investigate the electrical parameters and the time-dependent dielectric breakdown (TDDB) characteristics of positive channel metal oxide semiconductor (PMOS) under different MDMA process conditions, including the depo- sition/annealing (D&A) cycles, the D&A time, and the total annealing time. The results show that the increases of the number of D&A cycles (from 1 to 2) and D&A time (from 15 s to 30 s) can contribute to the results that the gate leakage current decreases by about one order of magnitude and that the time to fail (TTF) at 63.2% increases by about several times. However, too many D&A cycles (such as 4 cycles) make the equivalent oxide thickness (EOT) increase by about 1A and the TTF of PMOS worsen. Moreover, different D&A times and numbers of D&A cycles induce different breakdown mechanisms.</abstract><doi>10.1088/1674-1056/24/ll/117306</doi><tpages>4</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 1674-1056 |
ispartof | Chinese physics B, 2015-11, Vol.24 (11), p.464-467 |
issn | 1674-1056 2058-3834 1741-4199 |
language | eng |
recordid | cdi_proquest_miscellaneous_1786162068 |
source | IOP Publishing Journals |
subjects | Annealing Deposition Dielectric breakdown Equivalence Gates Leakage current MOSFET MOSFETs Oxides PMOS 时间依赖性 沉积 电击穿特性 等效氧化层厚度 退火技术 金属栅 |
title | Influence of multi-deposition multi-annealing on time-dependent dielectric breakdown characteristics of PMOS with high-k/metal gate last process |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T00%3A57%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_chong&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Influence%20of%20multi-deposition%20multi-annealing%20on%20time-dependent%20dielectric%20breakdown%20characteristics%20of%20PMOS%20with%20high-k/metal%20gate%20last%20process&rft.jtitle=Chinese%20physics%20B&rft.au=%E7%8E%8B%E8%89%B3%E8%93%89%20%E6%9D%A8%E7%BA%A2%20%E5%BE%90%E6%98%8A%20%E7%8E%8B%E6%99%93%E7%A3%8A%20%E7%BD%97%E7%BB%B4%E6%98%A5%20%E7%A5%81%E8%B7%AF%E4%BC%9F%20%E5%BC%A0%E6%B7%91%E7%A5%A5%20%E7%8E%8B%E6%96%87%E6%AD%A6%20%E9%97%AB%E6%B1%9F%20%E6%9C%B1%E6%85%A7%E7%8F%91%20%E8%B5%B5%E8%B6%85%20%E9%99%88%E5%A4%A7%E9%B9%8F%20%E5%8F%B6%E7%94%9C%E6%98%A5&rft.date=2015-11-01&rft.volume=24&rft.issue=11&rft.spage=464&rft.epage=467&rft.pages=464-467&rft.issn=1674-1056&rft.eissn=2058-3834&rft_id=info:doi/10.1088/1674-1056/24/ll/117306&rft_dat=%3Cproquest_chong%3E1786162068%3C/proquest_chong%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1786162068&rft_id=info:pmid/&rft_cqvip_id=666471665&rfr_iscdi=true |