A Novel High-Efficiency Gate Drive Circuit for Normally Off-Type GaN FET

A novel gate drive circuit suitable for a next-generation semiconductor [gallium nitride field-effect transistor (GaN FET)] is proposed and discussed in this paper. The GaN FET has an inherent problem in that its loss increases on the reverse conduction time, if it is driven with a conventional gate...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on industry applications 2014-01, Vol.50 (1), p.593-599
Hauptverfasser: Umegami, Hirokatsu, Hattori, Fumiya, Nozaki, Yu, Yamamoto, Masayoshi, Machida, Osamu
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 599
container_issue 1
container_start_page 593
container_title IEEE transactions on industry applications
container_volume 50
creator Umegami, Hirokatsu
Hattori, Fumiya
Nozaki, Yu
Yamamoto, Masayoshi
Machida, Osamu
description A novel gate drive circuit suitable for a next-generation semiconductor [gallium nitride field-effect transistor (GaN FET)] is proposed and discussed in this paper. The GaN FET has an inherent problem in that its loss increases on the reverse conduction time, if it is driven with a conventional gate drive circuit. This active discharged-type gate drive circuit proposed here can decrease the loss, so that the disadvantage is overcome. The gate drive loss is also analyzed, and the results have errors within the range of 5%. The effectiveness of the gate drive circuit is evaluated by applying a low leakage current (LLC) converter. The results show that the proposed circuit can improve the efficiency at all ranges.
doi_str_mv 10.1109/TIA.2013.2267512
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_1685775451</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6527943</ieee_id><sourcerecordid>1685775451</sourcerecordid><originalsourceid>FETCH-LOGICAL-c324t-988819b606db9abd6277becd15d293c3ddcfef45929e0dc06a495f7f7b7bc3f53</originalsourceid><addsrcrecordid>eNpdkE1LAzEQhoMoWKt3wUvAi5et-c7mWGptC6W91HPYzU40Zdut2a6w_96UFg-eBobnfZl5EHqkZEQpMa-bxXjECOUjxpSWlF2hATXcZIYrfY0GhBieGWPELbpr2y0hVEgqBmg-xqvmB2o8D59f2dT74ALsXY9nxRHwWww_gCchui4csW9iguOuqOser73PNv0BErjC79PNPbrxRd3Cw2UO0UfaTubZcj1bTMbLzHEmjpnJ85yaUhFVlaYoK8W0LsFVVFbMcMerynnwQhpmgFSOqEIY6bXXpS4d95IP0cu59xCb7w7ao92F1kFdF3toutZSlUutZfouoc__0G3TxX26zlJJhBSK8FMhOVMuNm0bwdtDDLsi9pYSe1Jrk1p7UmsvalPk6RwJAPCHK8m0EZz_AljXcks</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1504546035</pqid></control><display><type>article</type><title>A Novel High-Efficiency Gate Drive Circuit for Normally Off-Type GaN FET</title><source>IEEE Electronic Library (IEL)</source><creator>Umegami, Hirokatsu ; Hattori, Fumiya ; Nozaki, Yu ; Yamamoto, Masayoshi ; Machida, Osamu</creator><creatorcontrib>Umegami, Hirokatsu ; Hattori, Fumiya ; Nozaki, Yu ; Yamamoto, Masayoshi ; Machida, Osamu</creatorcontrib><description>A novel gate drive circuit suitable for a next-generation semiconductor [gallium nitride field-effect transistor (GaN FET)] is proposed and discussed in this paper. The GaN FET has an inherent problem in that its loss increases on the reverse conduction time, if it is driven with a conventional gate drive circuit. This active discharged-type gate drive circuit proposed here can decrease the loss, so that the disadvantage is overcome. The gate drive loss is also analyzed, and the results have errors within the range of 5%. The effectiveness of the gate drive circuit is evaluated by applying a low leakage current (LLC) converter. The results show that the proposed circuit can improve the efficiency at all ranges.</description><identifier>ISSN: 0093-9994</identifier><identifier>EISSN: 1939-9367</identifier><identifier>DOI: 10.1109/TIA.2013.2267512</identifier><identifier>CODEN: ITIACR</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Capacitors ; Circuits ; Discharge ; Drives ; Error analysis ; Field effect transistors ; Gallium nitride ; Gallium nitrides ; GaN field-effect transistor (GaN FET) ; gate drive circuit ; gate drive loss analysis ; Gates (circuits) ; Leakage current ; Logic gates ; MOSFET ; normally off ; Semiconductors ; Silicon</subject><ispartof>IEEE transactions on industry applications, 2014-01, Vol.50 (1), p.593-599</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Jan/Feb 2014</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c324t-988819b606db9abd6277becd15d293c3ddcfef45929e0dc06a495f7f7b7bc3f53</citedby><cites>FETCH-LOGICAL-c324t-988819b606db9abd6277becd15d293c3ddcfef45929e0dc06a495f7f7b7bc3f53</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6527943$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6527943$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Umegami, Hirokatsu</creatorcontrib><creatorcontrib>Hattori, Fumiya</creatorcontrib><creatorcontrib>Nozaki, Yu</creatorcontrib><creatorcontrib>Yamamoto, Masayoshi</creatorcontrib><creatorcontrib>Machida, Osamu</creatorcontrib><title>A Novel High-Efficiency Gate Drive Circuit for Normally Off-Type GaN FET</title><title>IEEE transactions on industry applications</title><addtitle>TIA</addtitle><description>A novel gate drive circuit suitable for a next-generation semiconductor [gallium nitride field-effect transistor (GaN FET)] is proposed and discussed in this paper. The GaN FET has an inherent problem in that its loss increases on the reverse conduction time, if it is driven with a conventional gate drive circuit. This active discharged-type gate drive circuit proposed here can decrease the loss, so that the disadvantage is overcome. The gate drive loss is also analyzed, and the results have errors within the range of 5%. The effectiveness of the gate drive circuit is evaluated by applying a low leakage current (LLC) converter. The results show that the proposed circuit can improve the efficiency at all ranges.</description><subject>Capacitors</subject><subject>Circuits</subject><subject>Discharge</subject><subject>Drives</subject><subject>Error analysis</subject><subject>Field effect transistors</subject><subject>Gallium nitride</subject><subject>Gallium nitrides</subject><subject>GaN field-effect transistor (GaN FET)</subject><subject>gate drive circuit</subject><subject>gate drive loss analysis</subject><subject>Gates (circuits)</subject><subject>Leakage current</subject><subject>Logic gates</subject><subject>MOSFET</subject><subject>normally off</subject><subject>Semiconductors</subject><subject>Silicon</subject><issn>0093-9994</issn><issn>1939-9367</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2014</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkE1LAzEQhoMoWKt3wUvAi5et-c7mWGptC6W91HPYzU40Zdut2a6w_96UFg-eBobnfZl5EHqkZEQpMa-bxXjECOUjxpSWlF2hATXcZIYrfY0GhBieGWPELbpr2y0hVEgqBmg-xqvmB2o8D59f2dT74ALsXY9nxRHwWww_gCchui4csW9iguOuqOser73PNv0BErjC79PNPbrxRd3Cw2UO0UfaTubZcj1bTMbLzHEmjpnJ85yaUhFVlaYoK8W0LsFVVFbMcMerynnwQhpmgFSOqEIY6bXXpS4d95IP0cu59xCb7w7ao92F1kFdF3toutZSlUutZfouoc__0G3TxX26zlJJhBSK8FMhOVMuNm0bwdtDDLsi9pYSe1Jrk1p7UmsvalPk6RwJAPCHK8m0EZz_AljXcks</recordid><startdate>201401</startdate><enddate>201401</enddate><creator>Umegami, Hirokatsu</creator><creator>Hattori, Fumiya</creator><creator>Nozaki, Yu</creator><creator>Yamamoto, Masayoshi</creator><creator>Machida, Osamu</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>7QQ</scope><scope>7SR</scope><scope>F28</scope><scope>FR3</scope><scope>JG9</scope></search><sort><creationdate>201401</creationdate><title>A Novel High-Efficiency Gate Drive Circuit for Normally Off-Type GaN FET</title><author>Umegami, Hirokatsu ; Hattori, Fumiya ; Nozaki, Yu ; Yamamoto, Masayoshi ; Machida, Osamu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c324t-988819b606db9abd6277becd15d293c3ddcfef45929e0dc06a495f7f7b7bc3f53</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Capacitors</topic><topic>Circuits</topic><topic>Discharge</topic><topic>Drives</topic><topic>Error analysis</topic><topic>Field effect transistors</topic><topic>Gallium nitride</topic><topic>Gallium nitrides</topic><topic>GaN field-effect transistor (GaN FET)</topic><topic>gate drive circuit</topic><topic>gate drive loss analysis</topic><topic>Gates (circuits)</topic><topic>Leakage current</topic><topic>Logic gates</topic><topic>MOSFET</topic><topic>normally off</topic><topic>Semiconductors</topic><topic>Silicon</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Umegami, Hirokatsu</creatorcontrib><creatorcontrib>Hattori, Fumiya</creatorcontrib><creatorcontrib>Nozaki, Yu</creatorcontrib><creatorcontrib>Yamamoto, Masayoshi</creatorcontrib><creatorcontrib>Machida, Osamu</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Ceramic Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><collection>Materials Research Database</collection><jtitle>IEEE transactions on industry applications</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Umegami, Hirokatsu</au><au>Hattori, Fumiya</au><au>Nozaki, Yu</au><au>Yamamoto, Masayoshi</au><au>Machida, Osamu</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Novel High-Efficiency Gate Drive Circuit for Normally Off-Type GaN FET</atitle><jtitle>IEEE transactions on industry applications</jtitle><stitle>TIA</stitle><date>2014-01</date><risdate>2014</risdate><volume>50</volume><issue>1</issue><spage>593</spage><epage>599</epage><pages>593-599</pages><issn>0093-9994</issn><eissn>1939-9367</eissn><coden>ITIACR</coden><abstract>A novel gate drive circuit suitable for a next-generation semiconductor [gallium nitride field-effect transistor (GaN FET)] is proposed and discussed in this paper. The GaN FET has an inherent problem in that its loss increases on the reverse conduction time, if it is driven with a conventional gate drive circuit. This active discharged-type gate drive circuit proposed here can decrease the loss, so that the disadvantage is overcome. The gate drive loss is also analyzed, and the results have errors within the range of 5%. The effectiveness of the gate drive circuit is evaluated by applying a low leakage current (LLC) converter. The results show that the proposed circuit can improve the efficiency at all ranges.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TIA.2013.2267512</doi><tpages>7</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0093-9994
ispartof IEEE transactions on industry applications, 2014-01, Vol.50 (1), p.593-599
issn 0093-9994
1939-9367
language eng
recordid cdi_proquest_miscellaneous_1685775451
source IEEE Electronic Library (IEL)
subjects Capacitors
Circuits
Discharge
Drives
Error analysis
Field effect transistors
Gallium nitride
Gallium nitrides
GaN field-effect transistor (GaN FET)
gate drive circuit
gate drive loss analysis
Gates (circuits)
Leakage current
Logic gates
MOSFET
normally off
Semiconductors
Silicon
title A Novel High-Efficiency Gate Drive Circuit for Normally Off-Type GaN FET
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T02%3A35%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Novel%20High-Efficiency%20Gate%20Drive%20Circuit%20for%20Normally%20Off-Type%20GaN%20FET&rft.jtitle=IEEE%20transactions%20on%20industry%20applications&rft.au=Umegami,%20Hirokatsu&rft.date=2014-01&rft.volume=50&rft.issue=1&rft.spage=593&rft.epage=599&rft.pages=593-599&rft.issn=0093-9994&rft.eissn=1939-9367&rft.coden=ITIACR&rft_id=info:doi/10.1109/TIA.2013.2267512&rft_dat=%3Cproquest_RIE%3E1685775451%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1504546035&rft_id=info:pmid/&rft_ieee_id=6527943&rfr_iscdi=true