Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture

Facing practical limits to increasing processor frequencies, manufacturers have resorted to multi-core designs in their commercial products. In multi-core implementations, cores in a physical package share the last-level caches to improve inter-core communication. To efficiently exploit this facilit...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEICE Transactions on Information and Systems 2012/10/01, Vol.E95.D(10), pp.2377-2392
Hauptverfasser: HONG, Cheol-Ho, KIM, Young-Pil, YOO, Seehwan, LEE, Chi-Young, YOO, Chuck
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 2392
container_issue 10
container_start_page 2377
container_title IEICE Transactions on Information and Systems
container_volume E95.D
creator HONG, Cheol-Ho
KIM, Young-Pil
YOO, Seehwan
LEE, Chi-Young
YOO, Chuck
description Facing practical limits to increasing processor frequencies, manufacturers have resorted to multi-core designs in their commercial products. In multi-core implementations, cores in a physical package share the last-level caches to improve inter-core communication. To efficiently exploit this facility, operating systems must employ cache-aware schedulers. Unfortunately, virtualization software, which is a foundation technology of cloud computing, is not yet cache-aware or does not fully exploit the locality of the last-level caches. In this paper, we propose a cache-aware virtual machine scheduler for multi-core architectures. The proposed scheduler exploits the locality of the last-level caches to improve the performance of concurrent applications running on virtual machines. For this purpose, we provide a space-partitioning algorithm that migrates and clusters communicating virtual CPUs (VCPUs) in the same cache domain. Second, we provide a time-partitioning algorithm that co-schedules or schedules in sequence clustered VCPUs. Finally, we present a theoretical analysis that proves our scheduling algorithm is more efficient in supporting concurrent applications than the default credit scheduler in Xen. We implemented our virtual machine scheduler in the recent Xen hypervisor with para-virtualized Linux-based operating systems. We show that our approach can improve performance of concurrent virtual machines by up to 19% compared to the credit scheduler.
doi_str_mv 10.1587/transinf.E95.D.2377
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_1671402944</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1671402944</sourcerecordid><originalsourceid>FETCH-LOGICAL-c591t-58269bbf983a3625d1e391d84364ec12bb0130fae146f8af1e888b1c1339cf6e3</originalsourceid><addsrcrecordid>eNpd0MtKxDAUBuAgCo6XJ3DTjeCmY0_Spumy1DsjLrxsQ5o50QyddkxSxLc3w4wjuAok3zl_-Ak5g2wKhSgvg1O9t72ZXlfF9GpKWVnukQmUeZEC47BPJlkFPBUFo4fkyPtFloGgUExI3Sj9gWn9pRwmb9aFUXXJY7yzPSbP8Wk-drZ_T4Y-eRy7YNNmiLB2EQTUYXR4Qg6M6jyebs9j8npz_dLcpbOn2_umnqW6qCCkhaC8altTCaYYp8UckFUwFznjOWqgbZsBy4xCyLkRygAKIVrQwFilDUd2TC42e1du-BzRB7m0XmPXqR6H0UvgJeQZrfI8Urah2g3eOzRy5exSuW8JmVwXJn8Lk7EweSXXhcWp822A8lp1JhJt_W6U8jx-TdDoHjZu4YN6xx1QLljd4f_dMfIvZIf0h3ISe_YDdDuINA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1671402944</pqid></control><display><type>article</type><title>Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture</title><source>J-STAGE Free</source><source>EZB-FREE-00999 freely available EZB journals</source><creator>HONG, Cheol-Ho ; KIM, Young-Pil ; YOO, Seehwan ; LEE, Chi-Young ; YOO, Chuck</creator><creatorcontrib>HONG, Cheol-Ho ; KIM, Young-Pil ; YOO, Seehwan ; LEE, Chi-Young ; YOO, Chuck</creatorcontrib><description>Facing practical limits to increasing processor frequencies, manufacturers have resorted to multi-core designs in their commercial products. In multi-core implementations, cores in a physical package share the last-level caches to improve inter-core communication. To efficiently exploit this facility, operating systems must employ cache-aware schedulers. Unfortunately, virtualization software, which is a foundation technology of cloud computing, is not yet cache-aware or does not fully exploit the locality of the last-level caches. In this paper, we propose a cache-aware virtual machine scheduler for multi-core architectures. The proposed scheduler exploits the locality of the last-level caches to improve the performance of concurrent applications running on virtual machines. For this purpose, we provide a space-partitioning algorithm that migrates and clusters communicating virtual CPUs (VCPUs) in the same cache domain. Second, we provide a time-partitioning algorithm that co-schedules or schedules in sequence clustered VCPUs. Finally, we present a theoretical analysis that proves our scheduling algorithm is more efficient in supporting concurrent applications than the default credit scheduler in Xen. We implemented our virtual machine scheduler in the recent Xen hypervisor with para-virtualized Linux-based operating systems. We show that our approach can improve performance of concurrent virtual machines by up to 19% compared to the credit scheduler.</description><identifier>ISSN: 0916-8532</identifier><identifier>EISSN: 1745-1361</identifier><identifier>DOI: 10.1587/transinf.E95.D.2377</identifier><language>eng</language><publisher>Oxford: The Institute of Electronics, Information and Communication Engineers</publisher><subject>Algorithms ; Applied sciences ; Architecture ; cache-aware scheduling strategy ; Cloud computing ; Computer programs ; Computer science; control theory; systems ; Computer systems and distributed systems. User interface ; Design. Technologies. Operation analysis. Testing ; Electronics ; Exact sciences and technology ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Memory and file management (including protection and security) ; Memory organisation. Data processing ; multi-core processor ; Operating systems ; Performance enhancement ; Scheduling ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Software ; Virtual environments ; virtualization</subject><ispartof>IEICE Transactions on Information and Systems, 2012/10/01, Vol.E95.D(10), pp.2377-2392</ispartof><rights>2012 The Institute of Electronics, Information and Communication Engineers</rights><rights>2015 INIST-CNRS</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c591t-58269bbf983a3625d1e391d84364ec12bb0130fae146f8af1e888b1c1339cf6e3</citedby><cites>FETCH-LOGICAL-c591t-58269bbf983a3625d1e391d84364ec12bb0130fae146f8af1e888b1c1339cf6e3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,1877,4010,27900,27901,27902</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=26414682$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>HONG, Cheol-Ho</creatorcontrib><creatorcontrib>KIM, Young-Pil</creatorcontrib><creatorcontrib>YOO, Seehwan</creatorcontrib><creatorcontrib>LEE, Chi-Young</creatorcontrib><creatorcontrib>YOO, Chuck</creatorcontrib><title>Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture</title><title>IEICE Transactions on Information and Systems</title><addtitle>IEICE Trans. Inf. &amp; Syst.</addtitle><description>Facing practical limits to increasing processor frequencies, manufacturers have resorted to multi-core designs in their commercial products. In multi-core implementations, cores in a physical package share the last-level caches to improve inter-core communication. To efficiently exploit this facility, operating systems must employ cache-aware schedulers. Unfortunately, virtualization software, which is a foundation technology of cloud computing, is not yet cache-aware or does not fully exploit the locality of the last-level caches. In this paper, we propose a cache-aware virtual machine scheduler for multi-core architectures. The proposed scheduler exploits the locality of the last-level caches to improve the performance of concurrent applications running on virtual machines. For this purpose, we provide a space-partitioning algorithm that migrates and clusters communicating virtual CPUs (VCPUs) in the same cache domain. Second, we provide a time-partitioning algorithm that co-schedules or schedules in sequence clustered VCPUs. Finally, we present a theoretical analysis that proves our scheduling algorithm is more efficient in supporting concurrent applications than the default credit scheduler in Xen. We implemented our virtual machine scheduler in the recent Xen hypervisor with para-virtualized Linux-based operating systems. We show that our approach can improve performance of concurrent virtual machines by up to 19% compared to the credit scheduler.</description><subject>Algorithms</subject><subject>Applied sciences</subject><subject>Architecture</subject><subject>cache-aware scheduling strategy</subject><subject>Cloud computing</subject><subject>Computer programs</subject><subject>Computer science; control theory; systems</subject><subject>Computer systems and distributed systems. User interface</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Memory and file management (including protection and security)</subject><subject>Memory organisation. Data processing</subject><subject>multi-core processor</subject><subject>Operating systems</subject><subject>Performance enhancement</subject><subject>Scheduling</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Software</subject><subject>Virtual environments</subject><subject>virtualization</subject><issn>0916-8532</issn><issn>1745-1361</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><recordid>eNpd0MtKxDAUBuAgCo6XJ3DTjeCmY0_Spumy1DsjLrxsQ5o50QyddkxSxLc3w4wjuAok3zl_-Ak5g2wKhSgvg1O9t72ZXlfF9GpKWVnukQmUeZEC47BPJlkFPBUFo4fkyPtFloGgUExI3Sj9gWn9pRwmb9aFUXXJY7yzPSbP8Wk-drZ_T4Y-eRy7YNNmiLB2EQTUYXR4Qg6M6jyebs9j8npz_dLcpbOn2_umnqW6qCCkhaC8altTCaYYp8UckFUwFznjOWqgbZsBy4xCyLkRygAKIVrQwFilDUd2TC42e1du-BzRB7m0XmPXqR6H0UvgJeQZrfI8Urah2g3eOzRy5exSuW8JmVwXJn8Lk7EweSXXhcWp822A8lp1JhJt_W6U8jx-TdDoHjZu4YN6xx1QLljd4f_dMfIvZIf0h3ISe_YDdDuINA</recordid><startdate>2012</startdate><enddate>2012</enddate><creator>HONG, Cheol-Ho</creator><creator>KIM, Young-Pil</creator><creator>YOO, Seehwan</creator><creator>LEE, Chi-Young</creator><creator>YOO, Chuck</creator><general>The Institute of Electronics, Information and Communication Engineers</general><general>Oxford University Press</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>2012</creationdate><title>Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture</title><author>HONG, Cheol-Ho ; KIM, Young-Pil ; YOO, Seehwan ; LEE, Chi-Young ; YOO, Chuck</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c591t-58269bbf983a3625d1e391d84364ec12bb0130fae146f8af1e888b1c1339cf6e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Algorithms</topic><topic>Applied sciences</topic><topic>Architecture</topic><topic>cache-aware scheduling strategy</topic><topic>Cloud computing</topic><topic>Computer programs</topic><topic>Computer science; control theory; systems</topic><topic>Computer systems and distributed systems. User interface</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Memory and file management (including protection and security)</topic><topic>Memory organisation. Data processing</topic><topic>multi-core processor</topic><topic>Operating systems</topic><topic>Performance enhancement</topic><topic>Scheduling</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Software</topic><topic>Virtual environments</topic><topic>virtualization</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>HONG, Cheol-Ho</creatorcontrib><creatorcontrib>KIM, Young-Pil</creatorcontrib><creatorcontrib>YOO, Seehwan</creatorcontrib><creatorcontrib>LEE, Chi-Young</creatorcontrib><creatorcontrib>YOO, Chuck</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEICE Transactions on Information and Systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>HONG, Cheol-Ho</au><au>KIM, Young-Pil</au><au>YOO, Seehwan</au><au>LEE, Chi-Young</au><au>YOO, Chuck</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture</atitle><jtitle>IEICE Transactions on Information and Systems</jtitle><addtitle>IEICE Trans. Inf. &amp; Syst.</addtitle><date>2012</date><risdate>2012</risdate><volume>E95.D</volume><issue>10</issue><spage>2377</spage><epage>2392</epage><pages>2377-2392</pages><issn>0916-8532</issn><eissn>1745-1361</eissn><abstract>Facing practical limits to increasing processor frequencies, manufacturers have resorted to multi-core designs in their commercial products. In multi-core implementations, cores in a physical package share the last-level caches to improve inter-core communication. To efficiently exploit this facility, operating systems must employ cache-aware schedulers. Unfortunately, virtualization software, which is a foundation technology of cloud computing, is not yet cache-aware or does not fully exploit the locality of the last-level caches. In this paper, we propose a cache-aware virtual machine scheduler for multi-core architectures. The proposed scheduler exploits the locality of the last-level caches to improve the performance of concurrent applications running on virtual machines. For this purpose, we provide a space-partitioning algorithm that migrates and clusters communicating virtual CPUs (VCPUs) in the same cache domain. Second, we provide a time-partitioning algorithm that co-schedules or schedules in sequence clustered VCPUs. Finally, we present a theoretical analysis that proves our scheduling algorithm is more efficient in supporting concurrent applications than the default credit scheduler in Xen. We implemented our virtual machine scheduler in the recent Xen hypervisor with para-virtualized Linux-based operating systems. We show that our approach can improve performance of concurrent virtual machines by up to 19% compared to the credit scheduler.</abstract><cop>Oxford</cop><pub>The Institute of Electronics, Information and Communication Engineers</pub><doi>10.1587/transinf.E95.D.2377</doi><tpages>16</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 0916-8532
ispartof IEICE Transactions on Information and Systems, 2012/10/01, Vol.E95.D(10), pp.2377-2392
issn 0916-8532
1745-1361
language eng
recordid cdi_proquest_miscellaneous_1671402944
source J-STAGE Free; EZB-FREE-00999 freely available EZB journals
subjects Algorithms
Applied sciences
Architecture
cache-aware scheduling strategy
Cloud computing
Computer programs
Computer science
control theory
systems
Computer systems and distributed systems. User interface
Design. Technologies. Operation analysis. Testing
Electronics
Exact sciences and technology
Integrated circuits
Integrated circuits by function (including memories and processors)
Memory and file management (including protection and security)
Memory organisation. Data processing
multi-core processor
Operating systems
Performance enhancement
Scheduling
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Software
Virtual environments
virtualization
title Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T01%3A31%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Cache-Aware%20Virtual%20Machine%20Scheduling%20on%20Multi-Core%20Architecture&rft.jtitle=IEICE%20Transactions%20on%20Information%20and%20Systems&rft.au=HONG,%20Cheol-Ho&rft.date=2012&rft.volume=E95.D&rft.issue=10&rft.spage=2377&rft.epage=2392&rft.pages=2377-2392&rft.issn=0916-8532&rft.eissn=1745-1361&rft_id=info:doi/10.1587/transinf.E95.D.2377&rft_dat=%3Cproquest_cross%3E1671402944%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1671402944&rft_id=info:pmid/&rfr_iscdi=true