Tessent BSCAN Insertion on 28nm SOC
The testing plays a vital role to ensure the correctness of chip functionality. Boundary scan is a structured design-for-test technique, which makes digital I/O pins testable by means of inserting boundary scan cells between core logic and pins. It enhances chips accessibility and testability. This...
Gespeichert in:
Veröffentlicht in: | International journal of advanced computer research 2014-06, Vol.4 (2), p.718-718 |
---|---|
Hauptverfasser: | , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 718 |
---|---|
container_issue | 2 |
container_start_page | 718 |
container_title | International journal of advanced computer research |
container_volume | 4 |
creator | Wavhal, M A Bhandari, S U |
description | The testing plays a vital role to ensure the correctness of chip functionality. Boundary scan is a structured design-for-test technique, which makes digital I/O pins testable by means of inserting boundary scan cells between core logic and pins. It enhances chips accessibility and testability. This project has implemented the Boundary scan on 28 nm SOC having approximated 5 million gate counts. Total pin count of SOC is 107. The project work is done on Linux platform. Tcl scripting language is used for setting parameters for design and placing runs on servers. File manipulations are done in Vi editor. BSCAN is done using Tessent BSCAN tool from Mentor Graphics. The simulations are carried out on NC Verilog simulator from Cadence. The outcome of project is, Gate level Netlist with BSCAN architecture inserted. The BSCAN cells inserted have length of 146. To cover entire SOC, the scan insertion and MBIST can be performed. |
format | Article |
fullrecord | <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_1629361830</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>3463768621</sourcerecordid><originalsourceid>FETCH-LOGICAL-p610-61c7f58444e96b2705a129c3b801462b676dd03d8027c994db57916c50b481be3</originalsourceid><addsrcrecordid>eNpdjstqwzAUREVpISHNPxiy6UZwdfW40jI1fQRCsoj3wZIVcHDk1LL_vy7tqjAww3AY5oEtEYk4OYLHn6wcp7lYsHXOrQelSAFaWLJNFXOOaSxeT-X2UOxSjsPY9qmYhTbditOxfGZPl7rLcf3nK1a9v1XlJ98fP3blds_vRgA3ItBFW6VUdMYjga4FuiC9BaEMekOmaUA2FpCCc6rxmpwwQYNXVvgoV-zld_Y-9F9TzOP51uYQu65OsZ_yWRh00ggrYUY3_9BrPw1pPjdTQiJoBCG_AfJlRrE</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1613205201</pqid></control><display><type>article</type><title>Tessent BSCAN Insertion on 28nm SOC</title><source>Elektronische Zeitschriftenbibliothek - Frei zugängliche E-Journals</source><creator>Wavhal, M A ; Bhandari, S U</creator><creatorcontrib>Wavhal, M A ; Bhandari, S U</creatorcontrib><description>The testing plays a vital role to ensure the correctness of chip functionality. Boundary scan is a structured design-for-test technique, which makes digital I/O pins testable by means of inserting boundary scan cells between core logic and pins. It enhances chips accessibility and testability. This project has implemented the Boundary scan on 28 nm SOC having approximated 5 million gate counts. Total pin count of SOC is 107. The project work is done on Linux platform. Tcl scripting language is used for setting parameters for design and placing runs on servers. File manipulations are done in Vi editor. BSCAN is done using Tessent BSCAN tool from Mentor Graphics. The simulations are carried out on NC Verilog simulator from Cadence. The outcome of project is, Gate level Netlist with BSCAN architecture inserted. The BSCAN cells inserted have length of 146. To cover entire SOC, the scan insertion and MBIST can be performed.</description><identifier>ISSN: 2249-7277</identifier><identifier>EISSN: 2277-7970</identifier><language>eng</language><publisher>Bhopal: Accent Social and Welfare Society</publisher><subject>Boundaries ; Chips ; Computer simulation ; Counting ; Gates ; Insertion ; Logic</subject><ispartof>International journal of advanced computer research, 2014-06, Vol.4 (2), p.718-718</ispartof><rights>Copyright International Journal of Advanced Computer Research Jun 2014</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784</link.rule.ids></links><search><creatorcontrib>Wavhal, M A</creatorcontrib><creatorcontrib>Bhandari, S U</creatorcontrib><title>Tessent BSCAN Insertion on 28nm SOC</title><title>International journal of advanced computer research</title><description>The testing plays a vital role to ensure the correctness of chip functionality. Boundary scan is a structured design-for-test technique, which makes digital I/O pins testable by means of inserting boundary scan cells between core logic and pins. It enhances chips accessibility and testability. This project has implemented the Boundary scan on 28 nm SOC having approximated 5 million gate counts. Total pin count of SOC is 107. The project work is done on Linux platform. Tcl scripting language is used for setting parameters for design and placing runs on servers. File manipulations are done in Vi editor. BSCAN is done using Tessent BSCAN tool from Mentor Graphics. The simulations are carried out on NC Verilog simulator from Cadence. The outcome of project is, Gate level Netlist with BSCAN architecture inserted. The BSCAN cells inserted have length of 146. To cover entire SOC, the scan insertion and MBIST can be performed.</description><subject>Boundaries</subject><subject>Chips</subject><subject>Computer simulation</subject><subject>Counting</subject><subject>Gates</subject><subject>Insertion</subject><subject>Logic</subject><issn>2249-7277</issn><issn>2277-7970</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2014</creationdate><recordtype>article</recordtype><sourceid>ABUWG</sourceid><sourceid>AFKRA</sourceid><sourceid>AZQEC</sourceid><sourceid>BENPR</sourceid><sourceid>CCPQU</sourceid><sourceid>DWQXO</sourceid><sourceid>GNUQQ</sourceid><recordid>eNpdjstqwzAUREVpISHNPxiy6UZwdfW40jI1fQRCsoj3wZIVcHDk1LL_vy7tqjAww3AY5oEtEYk4OYLHn6wcp7lYsHXOrQelSAFaWLJNFXOOaSxeT-X2UOxSjsPY9qmYhTbditOxfGZPl7rLcf3nK1a9v1XlJ98fP3blds_vRgA3ItBFW6VUdMYjga4FuiC9BaEMekOmaUA2FpCCc6rxmpwwQYNXVvgoV-zld_Y-9F9TzOP51uYQu65OsZ_yWRh00ggrYUY3_9BrPw1pPjdTQiJoBCG_AfJlRrE</recordid><startdate>20140601</startdate><enddate>20140601</enddate><creator>Wavhal, M A</creator><creator>Bhandari, S U</creator><general>Accent Social and Welfare Society</general><scope>3V.</scope><scope>7SC</scope><scope>7XB</scope><scope>8AL</scope><scope>8FD</scope><scope>8FE</scope><scope>8FG</scope><scope>8FK</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>ARAPS</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>GNUQQ</scope><scope>HCIFZ</scope><scope>JQ2</scope><scope>K7-</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>M0N</scope><scope>P5Z</scope><scope>P62</scope><scope>PIMPY</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope><scope>Q9U</scope><scope>7SP</scope></search><sort><creationdate>20140601</creationdate><title>Tessent BSCAN Insertion on 28nm SOC</title><author>Wavhal, M A ; Bhandari, S U</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p610-61c7f58444e96b2705a129c3b801462b676dd03d8027c994db57916c50b481be3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Boundaries</topic><topic>Chips</topic><topic>Computer simulation</topic><topic>Counting</topic><topic>Gates</topic><topic>Insertion</topic><topic>Logic</topic><toplevel>online_resources</toplevel><creatorcontrib>Wavhal, M A</creatorcontrib><creatorcontrib>Bhandari, S U</creatorcontrib><collection>ProQuest Central (Corporate)</collection><collection>Computer and Information Systems Abstracts</collection><collection>ProQuest Central (purchase pre-March 2016)</collection><collection>Computing Database (Alumni Edition)</collection><collection>Technology Research Database</collection><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>ProQuest Central (Alumni) (purchase pre-March 2016)</collection><collection>ProQuest Central (Alumni Edition)</collection><collection>ProQuest Central UK/Ireland</collection><collection>Advanced Technologies & Aerospace Collection</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central Korea</collection><collection>ProQuest Central Student</collection><collection>SciTech Premium Collection</collection><collection>ProQuest Computer Science Collection</collection><collection>Computer Science Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Computing Database</collection><collection>Advanced Technologies & Aerospace Database</collection><collection>ProQuest Advanced Technologies & Aerospace Collection</collection><collection>Publicly Available Content Database</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><collection>ProQuest Central Basic</collection><collection>Electronics & Communications Abstracts</collection><jtitle>International journal of advanced computer research</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Wavhal, M A</au><au>Bhandari, S U</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Tessent BSCAN Insertion on 28nm SOC</atitle><jtitle>International journal of advanced computer research</jtitle><date>2014-06-01</date><risdate>2014</risdate><volume>4</volume><issue>2</issue><spage>718</spage><epage>718</epage><pages>718-718</pages><issn>2249-7277</issn><eissn>2277-7970</eissn><abstract>The testing plays a vital role to ensure the correctness of chip functionality. Boundary scan is a structured design-for-test technique, which makes digital I/O pins testable by means of inserting boundary scan cells between core logic and pins. It enhances chips accessibility and testability. This project has implemented the Boundary scan on 28 nm SOC having approximated 5 million gate counts. Total pin count of SOC is 107. The project work is done on Linux platform. Tcl scripting language is used for setting parameters for design and placing runs on servers. File manipulations are done in Vi editor. BSCAN is done using Tessent BSCAN tool from Mentor Graphics. The simulations are carried out on NC Verilog simulator from Cadence. The outcome of project is, Gate level Netlist with BSCAN architecture inserted. The BSCAN cells inserted have length of 146. To cover entire SOC, the scan insertion and MBIST can be performed.</abstract><cop>Bhopal</cop><pub>Accent Social and Welfare Society</pub><tpages>1</tpages><oa>free_for_read</oa></addata></record> |
fulltext | fulltext |
identifier | ISSN: 2249-7277 |
ispartof | International journal of advanced computer research, 2014-06, Vol.4 (2), p.718-718 |
issn | 2249-7277 2277-7970 |
language | eng |
recordid | cdi_proquest_miscellaneous_1629361830 |
source | Elektronische Zeitschriftenbibliothek - Frei zugängliche E-Journals |
subjects | Boundaries Chips Computer simulation Counting Gates Insertion Logic |
title | Tessent BSCAN Insertion on 28nm SOC |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T03%3A06%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Tessent%20BSCAN%20Insertion%20on%2028nm%20SOC&rft.jtitle=International%20journal%20of%20advanced%20computer%20research&rft.au=Wavhal,%20M%20A&rft.date=2014-06-01&rft.volume=4&rft.issue=2&rft.spage=718&rft.epage=718&rft.pages=718-718&rft.issn=2249-7277&rft.eissn=2277-7970&rft_id=info:doi/&rft_dat=%3Cproquest%3E3463768621%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1613205201&rft_id=info:pmid/&rfr_iscdi=true |