Realizing logic gates with time-delayed synthetic genetic networks

We demonstrate the realization of fundamental logic operations, as well as a memory element, with engineered delayed synthetic gene networks. Further, we investigate the effect of time delay in different kinds of processes, on the operational range of this biological logic gate. We show that this de...

Ausführliche Beschreibung