Circuit Design of Reconfigurable Logic Based on Double-Gate CNTFETs
I. O'Connor et al. have proposed a dynamically reconfigurable dynamic logic circuit (DRDLC) to generate some logic functions by using the double-gate (DG) carbon nanotube (CNT) FETs which have the ambipolar property [1]. This DRDLC consists of seven transistors to generate 14 logic functions wh...
Gespeichert in:
Veröffentlicht in: | IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences Communications and Computer Sciences, 2013/07/01, Vol.E96.A(7), pp.1642-1644 |
---|---|
Hauptverfasser: | , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 1644 |
---|---|
container_issue | 7 |
container_start_page | 1642 |
container_title | IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences |
container_volume | E96.A |
creator | KOBAYASHI, Manabu NINOMIYA, Hiroshi WATANABE, Shigeyoshi |
description | I. O'Connor et al. have proposed a dynamically reconfigurable dynamic logic circuit (DRDLC) to generate some logic functions by using the double-gate (DG) carbon nanotube (CNT) FETs which have the ambipolar property [1]. This DRDLC consists of seven transistors to generate 14 logic functions which do not include the XOR and XNOR functions. On the other hand, K. Jabeur et al. have proposed a DRDLC to generate the whole set of 16 logic functions including XOR and XNOR by adding 4 or 8 transistors to O'Connor's circuit [5]. In this letter, we propose a DRDLC, which consists of only seven transistors, to generate the whole set of 16 logic functions by using DG-CNTFETs. Finally, we show that the number of transistors can be reduced compared to the conventional DRDLC to generate 16 logic functions. |
doi_str_mv | 10.1587/transfun.E96.A.1642 |
format | Article |
fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_1541419242</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1541419242</sourcerecordid><originalsourceid>FETCH-LOGICAL-c495t-3ea5de77214a19f436c6ebd0ba36723e1264de8a3b196f93a0277ae6244f24253</originalsourceid><addsrcrecordid>eNpdkEtLw0AUhQdRsD5-gZtsBDep855kWaPWQlEQXQ-30zt1SprUmWThvzelWsTVhct3zoGPkCtGx0wV5raL0CTfN-OHUo8nY6YlPyIjZqTKmRDmmIxoyXReKFqckrOU1pSygjM5IlUVoutDl91jCqsma332iq5tfFj1ERY1ZvN2FVx2BwmXWdtk920_fPMpdJhVz2-PD2_pgpx4qBNe_txz8j68q6d8_jKdVZN57mSpulwgqCUaM-wCK70U2mlcLOkChDZcIONaLrEAsWCl9qUAyo0B1FxKzyVX4pzc7Hu3sf3sMXV2E5LDuoYG2z5ZpiSTrBzYARV71MU2pYjebmPYQPyyjNqdMvurzA7K7MTulA2p658BSA5qPyAupEOUG0WpUjtutufWqYMVHgCIXXA1_u82fzYOjPuAaLER3-dSh5Q</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1541419242</pqid></control><display><type>article</type><title>Circuit Design of Reconfigurable Logic Based on Double-Gate CNTFETs</title><source>J-STAGE Free</source><creator>KOBAYASHI, Manabu ; NINOMIYA, Hiroshi ; WATANABE, Shigeyoshi</creator><creatorcontrib>KOBAYASHI, Manabu ; NINOMIYA, Hiroshi ; WATANABE, Shigeyoshi</creatorcontrib><description>I. O'Connor et al. have proposed a dynamically reconfigurable dynamic logic circuit (DRDLC) to generate some logic functions by using the double-gate (DG) carbon nanotube (CNT) FETs which have the ambipolar property [1]. This DRDLC consists of seven transistors to generate 14 logic functions which do not include the XOR and XNOR functions. On the other hand, K. Jabeur et al. have proposed a DRDLC to generate the whole set of 16 logic functions including XOR and XNOR by adding 4 or 8 transistors to O'Connor's circuit [5]. In this letter, we propose a DRDLC, which consists of only seven transistors, to generate the whole set of 16 logic functions by using DG-CNTFETs. Finally, we show that the number of transistors can be reduced compared to the conventional DRDLC to generate 16 logic functions.</description><identifier>ISSN: 0916-8508</identifier><identifier>EISSN: 1745-1337</identifier><identifier>DOI: 10.1587/transfun.E96.A.1642</identifier><language>eng</language><publisher>Tokyo: The Institute of Electronics, Information and Communication Engineers</publisher><subject>ambipolar double-gate devices ; Applied sciences ; Circuit design ; Circuits ; CNTFETs ; Computer science; control theory; systems ; dynamic logic ; Dynamic mechanical properties ; Electronics ; Exact sciences and technology ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Logic ; Logical, boolean and switching functions ; Mathematical analysis ; Mathematical models ; reconfigurable logic circuit ; Semiconductor devices ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Theoretical computing ; Transistors</subject><ispartof>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2013/07/01, Vol.E96.A(7), pp.1642-1644</ispartof><rights>2013 The Institute of Electronics, Information and Communication Engineers</rights><rights>2014 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c495t-3ea5de77214a19f436c6ebd0ba36723e1264de8a3b196f93a0277ae6244f24253</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,777,781,1877,4010,27904,27905,27906</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=27500552$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>KOBAYASHI, Manabu</creatorcontrib><creatorcontrib>NINOMIYA, Hiroshi</creatorcontrib><creatorcontrib>WATANABE, Shigeyoshi</creatorcontrib><title>Circuit Design of Reconfigurable Logic Based on Double-Gate CNTFETs</title><title>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</title><addtitle>IEICE Trans. Fundamentals</addtitle><description>I. O'Connor et al. have proposed a dynamically reconfigurable dynamic logic circuit (DRDLC) to generate some logic functions by using the double-gate (DG) carbon nanotube (CNT) FETs which have the ambipolar property [1]. This DRDLC consists of seven transistors to generate 14 logic functions which do not include the XOR and XNOR functions. On the other hand, K. Jabeur et al. have proposed a DRDLC to generate the whole set of 16 logic functions including XOR and XNOR by adding 4 or 8 transistors to O'Connor's circuit [5]. In this letter, we propose a DRDLC, which consists of only seven transistors, to generate the whole set of 16 logic functions by using DG-CNTFETs. Finally, we show that the number of transistors can be reduced compared to the conventional DRDLC to generate 16 logic functions.</description><subject>ambipolar double-gate devices</subject><subject>Applied sciences</subject><subject>Circuit design</subject><subject>Circuits</subject><subject>CNTFETs</subject><subject>Computer science; control theory; systems</subject><subject>dynamic logic</subject><subject>Dynamic mechanical properties</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Logic</subject><subject>Logical, boolean and switching functions</subject><subject>Mathematical analysis</subject><subject>Mathematical models</subject><subject>reconfigurable logic circuit</subject><subject>Semiconductor devices</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Theoretical computing</subject><subject>Transistors</subject><issn>0916-8508</issn><issn>1745-1337</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2013</creationdate><recordtype>article</recordtype><recordid>eNpdkEtLw0AUhQdRsD5-gZtsBDep855kWaPWQlEQXQ-30zt1SprUmWThvzelWsTVhct3zoGPkCtGx0wV5raL0CTfN-OHUo8nY6YlPyIjZqTKmRDmmIxoyXReKFqckrOU1pSygjM5IlUVoutDl91jCqsma332iq5tfFj1ERY1ZvN2FVx2BwmXWdtk920_fPMpdJhVz2-PD2_pgpx4qBNe_txz8j68q6d8_jKdVZN57mSpulwgqCUaM-wCK70U2mlcLOkChDZcIONaLrEAsWCl9qUAyo0B1FxKzyVX4pzc7Hu3sf3sMXV2E5LDuoYG2z5ZpiSTrBzYARV71MU2pYjebmPYQPyyjNqdMvurzA7K7MTulA2p658BSA5qPyAupEOUG0WpUjtutufWqYMVHgCIXXA1_u82fzYOjPuAaLER3-dSh5Q</recordid><startdate>2013</startdate><enddate>2013</enddate><creator>KOBAYASHI, Manabu</creator><creator>NINOMIYA, Hiroshi</creator><creator>WATANABE, Shigeyoshi</creator><general>The Institute of Electronics, Information and Communication Engineers</general><general>Engineering Sciences Society</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>2013</creationdate><title>Circuit Design of Reconfigurable Logic Based on Double-Gate CNTFETs</title><author>KOBAYASHI, Manabu ; NINOMIYA, Hiroshi ; WATANABE, Shigeyoshi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c495t-3ea5de77214a19f436c6ebd0ba36723e1264de8a3b196f93a0277ae6244f24253</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2013</creationdate><topic>ambipolar double-gate devices</topic><topic>Applied sciences</topic><topic>Circuit design</topic><topic>Circuits</topic><topic>CNTFETs</topic><topic>Computer science; control theory; systems</topic><topic>dynamic logic</topic><topic>Dynamic mechanical properties</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Logic</topic><topic>Logical, boolean and switching functions</topic><topic>Mathematical analysis</topic><topic>Mathematical models</topic><topic>reconfigurable logic circuit</topic><topic>Semiconductor devices</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Theoretical computing</topic><topic>Transistors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>KOBAYASHI, Manabu</creatorcontrib><creatorcontrib>NINOMIYA, Hiroshi</creatorcontrib><creatorcontrib>WATANABE, Shigeyoshi</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>KOBAYASHI, Manabu</au><au>NINOMIYA, Hiroshi</au><au>WATANABE, Shigeyoshi</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Circuit Design of Reconfigurable Logic Based on Double-Gate CNTFETs</atitle><jtitle>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</jtitle><addtitle>IEICE Trans. Fundamentals</addtitle><date>2013</date><risdate>2013</risdate><volume>E96.A</volume><issue>7</issue><spage>1642</spage><epage>1644</epage><pages>1642-1644</pages><issn>0916-8508</issn><eissn>1745-1337</eissn><abstract>I. O'Connor et al. have proposed a dynamically reconfigurable dynamic logic circuit (DRDLC) to generate some logic functions by using the double-gate (DG) carbon nanotube (CNT) FETs which have the ambipolar property [1]. This DRDLC consists of seven transistors to generate 14 logic functions which do not include the XOR and XNOR functions. On the other hand, K. Jabeur et al. have proposed a DRDLC to generate the whole set of 16 logic functions including XOR and XNOR by adding 4 or 8 transistors to O'Connor's circuit [5]. In this letter, we propose a DRDLC, which consists of only seven transistors, to generate the whole set of 16 logic functions by using DG-CNTFETs. Finally, we show that the number of transistors can be reduced compared to the conventional DRDLC to generate 16 logic functions.</abstract><cop>Tokyo</cop><pub>The Institute of Electronics, Information and Communication Engineers</pub><doi>10.1587/transfun.E96.A.1642</doi><tpages>3</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0916-8508 |
ispartof | IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2013/07/01, Vol.E96.A(7), pp.1642-1644 |
issn | 0916-8508 1745-1337 |
language | eng |
recordid | cdi_proquest_miscellaneous_1541419242 |
source | J-STAGE Free |
subjects | ambipolar double-gate devices Applied sciences Circuit design Circuits CNTFETs Computer science control theory systems dynamic logic Dynamic mechanical properties Electronics Exact sciences and technology Integrated circuits Integrated circuits by function (including memories and processors) Logic Logical, boolean and switching functions Mathematical analysis Mathematical models reconfigurable logic circuit Semiconductor devices Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Theoretical computing Transistors |
title | Circuit Design of Reconfigurable Logic Based on Double-Gate CNTFETs |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T04%3A50%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Circuit%20Design%20of%20Reconfigurable%20Logic%20Based%20on%20Double-Gate%20CNTFETs&rft.jtitle=IEICE%20Transactions%20on%20Fundamentals%20of%20Electronics,%20Communications%20and%20Computer%20Sciences&rft.au=KOBAYASHI,%20Manabu&rft.date=2013&rft.volume=E96.A&rft.issue=7&rft.spage=1642&rft.epage=1644&rft.pages=1642-1644&rft.issn=0916-8508&rft.eissn=1745-1337&rft_id=info:doi/10.1587/transfun.E96.A.1642&rft_dat=%3Cproquest_cross%3E1541419242%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1541419242&rft_id=info:pmid/&rfr_iscdi=true |