HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems
This paper describes the implementation of a reconfigurable hardware-based genetic algorithm (HGA) accelerator using the hardware-software (HW/SW) co-design methodology. This HGA is coupled with a unique TRNG that extracts random jitters from a phase lock loop (PLL) to ensure proper GA operation. It...
Gespeichert in:
Veröffentlicht in: | Computing 2013-09, Vol.95 (9), p.863-896 |
---|---|
Hauptverfasser: | , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 896 |
---|---|
container_issue | 9 |
container_start_page | 863 |
container_title | Computing |
container_volume | 95 |
creator | Nambiar, Vishnu P. Balakrishnan, Sathivellu Khalil-Hani, Mohamed Marsono, M. N. |
description | This paper describes the implementation of a reconfigurable hardware-based genetic algorithm (HGA) accelerator using the hardware-software (HW/SW) co-design methodology. This HGA is coupled with a unique TRNG that extracts random jitters from a phase lock loop (PLL) to ensure proper GA operation. It is then applied and benchmarked with several case studies, which include the optimization of a simple fitness function, a constrained Michalewicz function, and the tuning of parameters in finger-vein biometrics. A HGA solution is necessary in systems that demand high performance during the optimization process. However, implementations that are completely designed in hardware will result in a very rigid architecture, making it difficult to reconfigure the system for use in different applications. This paper aims to solve this issue by proposing a HGA design that provides reconfigurability and flexibility by moving problem-dependent processes into software. The prototyping platform used is an Altera Stratix II EP2S60 FPGA prototyping board with a clock frequency of 50 MHz. The HW/SW co-design technique is applied, and system partitioning is done based on aspects such as system constraints, operational intensity, process sequencing, hardware logic utilization, and reconfigurability. Experimental results show that the proposed HGA outperforms equivalent software implementations compiled with an open-sourced C++ GA component library (GAlib) running on the same prototyping platform by 102 times at most. In the final case study, the application of the proposed HGA in tunable parameter optimization in finger-vein biometrics improved the matching rate, reducing the equal error rate (EER) value from 1.004% down to 0.101%. |
doi_str_mv | 10.1007/s00607-013-0305-5 |
format | Article |
fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_1448748312</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1448748312</sourcerecordid><originalsourceid>FETCH-LOGICAL-c415t-f64c7f01498518275a2bfbd7c18b58321ec34cc8bc0011d60b0abdc1c52508893</originalsourceid><addsrcrecordid>eNp1kU1LJDEQhsPiguPHD_AW2MteslZ1kk7mKOIXCAq6jLeQTqfbSE9nTHqU-febcTwsgqdA8TxvpXgJOUH4gwDqNAPUoBggZ8BBMvmDzFDwmkmQao_MABCY0PJpnxzk_AIAFdfzGYnXi9OHBXWRtT6HfqSxo8m7OHahXyfbDJ4-29S-2-RZY7Nvae9HPwVH7dDHFKbnJQ0jvby_OsvUrlZDcB_SFKmlbzYFP222masUy3iZj8jPzg7ZH3--h-Tv5cXj-TW7vbu6OT-7ZU6gnFhXC6c6QDHXEnWlpK2armmVQ91IzSv0jgvndOPKYdjW0IBtWodOVhK0nvND8nuXWxa_rn2ezDJk54fBjj6us0EhtBKaY1XQX1_Ql7hOY_ldobhCVc_5lsId5VLMOfnOrFJY2rQxCGZbgdlVYEoFZluBkcWpdk4u7Nj79F_yt9I_vKWIQg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1437176932</pqid></control><display><type>article</type><title>HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems</title><source>SpringerNature Journals</source><source>EBSCOhost Business Source Complete</source><creator>Nambiar, Vishnu P. ; Balakrishnan, Sathivellu ; Khalil-Hani, Mohamed ; Marsono, M. N.</creator><creatorcontrib>Nambiar, Vishnu P. ; Balakrishnan, Sathivellu ; Khalil-Hani, Mohamed ; Marsono, M. N.</creatorcontrib><description>This paper describes the implementation of a reconfigurable hardware-based genetic algorithm (HGA) accelerator using the hardware-software (HW/SW) co-design methodology. This HGA is coupled with a unique TRNG that extracts random jitters from a phase lock loop (PLL) to ensure proper GA operation. It is then applied and benchmarked with several case studies, which include the optimization of a simple fitness function, a constrained Michalewicz function, and the tuning of parameters in finger-vein biometrics. A HGA solution is necessary in systems that demand high performance during the optimization process. However, implementations that are completely designed in hardware will result in a very rigid architecture, making it difficult to reconfigure the system for use in different applications. This paper aims to solve this issue by proposing a HGA design that provides reconfigurability and flexibility by moving problem-dependent processes into software. The prototyping platform used is an Altera Stratix II EP2S60 FPGA prototyping board with a clock frequency of 50 MHz. The HW/SW co-design technique is applied, and system partitioning is done based on aspects such as system constraints, operational intensity, process sequencing, hardware logic utilization, and reconfigurability. Experimental results show that the proposed HGA outperforms equivalent software implementations compiled with an open-sourced C++ GA component library (GAlib) running on the same prototyping platform by 102 times at most. In the final case study, the application of the proposed HGA in tunable parameter optimization in finger-vein biometrics improved the matching rate, reducing the equal error rate (EER) value from 1.004% down to 0.101%.</description><identifier>ISSN: 0010-485X</identifier><identifier>EISSN: 1436-5057</identifier><identifier>DOI: 10.1007/s00607-013-0305-5</identifier><language>eng</language><publisher>Vienna: Springer Vienna</publisher><subject>Artificial Intelligence ; Biometrics ; Case studies ; Chromosomes ; Co-design ; Computer & video games ; Computer Appl. in Administrative Data Processing ; Computer Communication Networks ; Computer engineering ; Computer peripherals ; Computer Science ; Computers ; Design techniques ; Embedded systems ; Evolution & development ; Field programmable gate arrays ; Game theory ; Genetic algorithms ; Image processing systems ; Information Systems Applications (incl.Internet) ; Linux ; Mathematical models ; Open source software ; Optimization ; Platforms ; Prototyping ; Software ; Software Engineering ; Studies</subject><ispartof>Computing, 2013-09, Vol.95 (9), p.863-896</ispartof><rights>Springer-Verlag Wien 2013</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c415t-f64c7f01498518275a2bfbd7c18b58321ec34cc8bc0011d60b0abdc1c52508893</citedby><cites>FETCH-LOGICAL-c415t-f64c7f01498518275a2bfbd7c18b58321ec34cc8bc0011d60b0abdc1c52508893</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/s00607-013-0305-5$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/s00607-013-0305-5$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,41488,42557,51319</link.rule.ids></links><search><creatorcontrib>Nambiar, Vishnu P.</creatorcontrib><creatorcontrib>Balakrishnan, Sathivellu</creatorcontrib><creatorcontrib>Khalil-Hani, Mohamed</creatorcontrib><creatorcontrib>Marsono, M. N.</creatorcontrib><title>HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems</title><title>Computing</title><addtitle>Computing</addtitle><description>This paper describes the implementation of a reconfigurable hardware-based genetic algorithm (HGA) accelerator using the hardware-software (HW/SW) co-design methodology. This HGA is coupled with a unique TRNG that extracts random jitters from a phase lock loop (PLL) to ensure proper GA operation. It is then applied and benchmarked with several case studies, which include the optimization of a simple fitness function, a constrained Michalewicz function, and the tuning of parameters in finger-vein biometrics. A HGA solution is necessary in systems that demand high performance during the optimization process. However, implementations that are completely designed in hardware will result in a very rigid architecture, making it difficult to reconfigure the system for use in different applications. This paper aims to solve this issue by proposing a HGA design that provides reconfigurability and flexibility by moving problem-dependent processes into software. The prototyping platform used is an Altera Stratix II EP2S60 FPGA prototyping board with a clock frequency of 50 MHz. The HW/SW co-design technique is applied, and system partitioning is done based on aspects such as system constraints, operational intensity, process sequencing, hardware logic utilization, and reconfigurability. Experimental results show that the proposed HGA outperforms equivalent software implementations compiled with an open-sourced C++ GA component library (GAlib) running on the same prototyping platform by 102 times at most. In the final case study, the application of the proposed HGA in tunable parameter optimization in finger-vein biometrics improved the matching rate, reducing the equal error rate (EER) value from 1.004% down to 0.101%.</description><subject>Artificial Intelligence</subject><subject>Biometrics</subject><subject>Case studies</subject><subject>Chromosomes</subject><subject>Co-design</subject><subject>Computer & video games</subject><subject>Computer Appl. in Administrative Data Processing</subject><subject>Computer Communication Networks</subject><subject>Computer engineering</subject><subject>Computer peripherals</subject><subject>Computer Science</subject><subject>Computers</subject><subject>Design techniques</subject><subject>Embedded systems</subject><subject>Evolution & development</subject><subject>Field programmable gate arrays</subject><subject>Game theory</subject><subject>Genetic algorithms</subject><subject>Image processing systems</subject><subject>Information Systems Applications (incl.Internet)</subject><subject>Linux</subject><subject>Mathematical models</subject><subject>Open source software</subject><subject>Optimization</subject><subject>Platforms</subject><subject>Prototyping</subject><subject>Software</subject><subject>Software Engineering</subject><subject>Studies</subject><issn>0010-485X</issn><issn>1436-5057</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2013</creationdate><recordtype>article</recordtype><sourceid>8G5</sourceid><sourceid>ABUWG</sourceid><sourceid>AFKRA</sourceid><sourceid>AZQEC</sourceid><sourceid>BENPR</sourceid><sourceid>CCPQU</sourceid><sourceid>DWQXO</sourceid><sourceid>GNUQQ</sourceid><sourceid>GUQSH</sourceid><sourceid>M2O</sourceid><recordid>eNp1kU1LJDEQhsPiguPHD_AW2MteslZ1kk7mKOIXCAq6jLeQTqfbSE9nTHqU-febcTwsgqdA8TxvpXgJOUH4gwDqNAPUoBggZ8BBMvmDzFDwmkmQao_MABCY0PJpnxzk_AIAFdfzGYnXi9OHBXWRtT6HfqSxo8m7OHahXyfbDJ4-29S-2-RZY7Nvae9HPwVH7dDHFKbnJQ0jvby_OsvUrlZDcB_SFKmlbzYFP222masUy3iZj8jPzg7ZH3--h-Tv5cXj-TW7vbu6OT-7ZU6gnFhXC6c6QDHXEnWlpK2armmVQ91IzSv0jgvndOPKYdjW0IBtWodOVhK0nvND8nuXWxa_rn2ezDJk54fBjj6us0EhtBKaY1XQX1_Ql7hOY_ldobhCVc_5lsId5VLMOfnOrFJY2rQxCGZbgdlVYEoFZluBkcWpdk4u7Nj79F_yt9I_vKWIQg</recordid><startdate>20130901</startdate><enddate>20130901</enddate><creator>Nambiar, Vishnu P.</creator><creator>Balakrishnan, Sathivellu</creator><creator>Khalil-Hani, Mohamed</creator><creator>Marsono, M. N.</creator><general>Springer Vienna</general><general>Springer Nature B.V</general><scope>AAYXX</scope><scope>CITATION</scope><scope>0U~</scope><scope>1-H</scope><scope>3V.</scope><scope>7SC</scope><scope>7WY</scope><scope>7WZ</scope><scope>7XB</scope><scope>87Z</scope><scope>8AL</scope><scope>8AO</scope><scope>8FD</scope><scope>8FE</scope><scope>8FG</scope><scope>8FK</scope><scope>8FL</scope><scope>8G5</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>ARAPS</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BEZIV</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>FRNLG</scope><scope>F~G</scope><scope>GNUQQ</scope><scope>GUQSH</scope><scope>HCIFZ</scope><scope>JQ2</scope><scope>K60</scope><scope>K6~</scope><scope>K7-</scope><scope>L.-</scope><scope>L.0</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>M0C</scope><scope>M0N</scope><scope>M2O</scope><scope>MBDVC</scope><scope>P5Z</scope><scope>P62</scope><scope>PQBIZ</scope><scope>PQBZA</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>Q9U</scope><scope>7SP</scope></search><sort><creationdate>20130901</creationdate><title>HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems</title><author>Nambiar, Vishnu P. ; Balakrishnan, Sathivellu ; Khalil-Hani, Mohamed ; Marsono, M. N.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c415t-f64c7f01498518275a2bfbd7c18b58321ec34cc8bc0011d60b0abdc1c52508893</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Artificial Intelligence</topic><topic>Biometrics</topic><topic>Case studies</topic><topic>Chromosomes</topic><topic>Co-design</topic><topic>Computer & video games</topic><topic>Computer Appl. in Administrative Data Processing</topic><topic>Computer Communication Networks</topic><topic>Computer engineering</topic><topic>Computer peripherals</topic><topic>Computer Science</topic><topic>Computers</topic><topic>Design techniques</topic><topic>Embedded systems</topic><topic>Evolution & development</topic><topic>Field programmable gate arrays</topic><topic>Game theory</topic><topic>Genetic algorithms</topic><topic>Image processing systems</topic><topic>Information Systems Applications (incl.Internet)</topic><topic>Linux</topic><topic>Mathematical models</topic><topic>Open source software</topic><topic>Optimization</topic><topic>Platforms</topic><topic>Prototyping</topic><topic>Software</topic><topic>Software Engineering</topic><topic>Studies</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Nambiar, Vishnu P.</creatorcontrib><creatorcontrib>Balakrishnan, Sathivellu</creatorcontrib><creatorcontrib>Khalil-Hani, Mohamed</creatorcontrib><creatorcontrib>Marsono, M. N.</creatorcontrib><collection>CrossRef</collection><collection>Global News & ABI/Inform Professional</collection><collection>Trade PRO</collection><collection>ProQuest Central (Corporate)</collection><collection>Computer and Information Systems Abstracts</collection><collection>Access via ABI/INFORM (ProQuest)</collection><collection>ABI/INFORM Global (PDF only)</collection><collection>ProQuest Central (purchase pre-March 2016)</collection><collection>ABI/INFORM Global (Alumni Edition)</collection><collection>Computing Database (Alumni Edition)</collection><collection>ProQuest Pharma Collection</collection><collection>Technology Research Database</collection><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>ProQuest Central (Alumni) (purchase pre-March 2016)</collection><collection>ABI/INFORM Collection (Alumni Edition)</collection><collection>Research Library (Alumni Edition)</collection><collection>ProQuest Central (Alumni Edition)</collection><collection>ProQuest Central UK/Ireland</collection><collection>Advanced Technologies & Aerospace Collection</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Business Premium Collection</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central Korea</collection><collection>Business Premium Collection (Alumni)</collection><collection>ABI/INFORM Global (Corporate)</collection><collection>ProQuest Central Student</collection><collection>Research Library Prep</collection><collection>SciTech Premium Collection</collection><collection>ProQuest Computer Science Collection</collection><collection>ProQuest Business Collection (Alumni Edition)</collection><collection>ProQuest Business Collection</collection><collection>Computer Science Database</collection><collection>ABI/INFORM Professional Advanced</collection><collection>ABI/INFORM Professional Standard</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ABI/INFORM Global</collection><collection>Computing Database</collection><collection>Research Library</collection><collection>Research Library (Corporate)</collection><collection>Advanced Technologies & Aerospace Database</collection><collection>ProQuest Advanced Technologies & Aerospace Collection</collection><collection>ProQuest One Business</collection><collection>ProQuest One Business (Alumni)</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central Basic</collection><collection>Electronics & Communications Abstracts</collection><jtitle>Computing</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Nambiar, Vishnu P.</au><au>Balakrishnan, Sathivellu</au><au>Khalil-Hani, Mohamed</au><au>Marsono, M. N.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems</atitle><jtitle>Computing</jtitle><stitle>Computing</stitle><date>2013-09-01</date><risdate>2013</risdate><volume>95</volume><issue>9</issue><spage>863</spage><epage>896</epage><pages>863-896</pages><issn>0010-485X</issn><eissn>1436-5057</eissn><abstract>This paper describes the implementation of a reconfigurable hardware-based genetic algorithm (HGA) accelerator using the hardware-software (HW/SW) co-design methodology. This HGA is coupled with a unique TRNG that extracts random jitters from a phase lock loop (PLL) to ensure proper GA operation. It is then applied and benchmarked with several case studies, which include the optimization of a simple fitness function, a constrained Michalewicz function, and the tuning of parameters in finger-vein biometrics. A HGA solution is necessary in systems that demand high performance during the optimization process. However, implementations that are completely designed in hardware will result in a very rigid architecture, making it difficult to reconfigure the system for use in different applications. This paper aims to solve this issue by proposing a HGA design that provides reconfigurability and flexibility by moving problem-dependent processes into software. The prototyping platform used is an Altera Stratix II EP2S60 FPGA prototyping board with a clock frequency of 50 MHz. The HW/SW co-design technique is applied, and system partitioning is done based on aspects such as system constraints, operational intensity, process sequencing, hardware logic utilization, and reconfigurability. Experimental results show that the proposed HGA outperforms equivalent software implementations compiled with an open-sourced C++ GA component library (GAlib) running on the same prototyping platform by 102 times at most. In the final case study, the application of the proposed HGA in tunable parameter optimization in finger-vein biometrics improved the matching rate, reducing the equal error rate (EER) value from 1.004% down to 0.101%.</abstract><cop>Vienna</cop><pub>Springer Vienna</pub><doi>10.1007/s00607-013-0305-5</doi><tpages>34</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0010-485X |
ispartof | Computing, 2013-09, Vol.95 (9), p.863-896 |
issn | 0010-485X 1436-5057 |
language | eng |
recordid | cdi_proquest_miscellaneous_1448748312 |
source | SpringerNature Journals; EBSCOhost Business Source Complete |
subjects | Artificial Intelligence Biometrics Case studies Chromosomes Co-design Computer & video games Computer Appl. in Administrative Data Processing Computer Communication Networks Computer engineering Computer peripherals Computer Science Computers Design techniques Embedded systems Evolution & development Field programmable gate arrays Game theory Genetic algorithms Image processing systems Information Systems Applications (incl.Internet) Linux Mathematical models Open source software Optimization Platforms Prototyping Software Software Engineering Studies |
title | HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T21%3A04%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=HW/SW%20co-design%20of%20reconfigurable%20hardware-based%20genetic%20algorithm%20in%20FPGAs%20applicable%20to%20a%20variety%20of%20problems&rft.jtitle=Computing&rft.au=Nambiar,%20Vishnu%20P.&rft.date=2013-09-01&rft.volume=95&rft.issue=9&rft.spage=863&rft.epage=896&rft.pages=863-896&rft.issn=0010-485X&rft.eissn=1436-5057&rft_id=info:doi/10.1007/s00607-013-0305-5&rft_dat=%3Cproquest_cross%3E1448748312%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1437176932&rft_id=info:pmid/&rfr_iscdi=true |