Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application

A new optimization method of a source inductive degenerated low noise amplifier (LNA) with electrostatic discharge protection is proposed. It can achieve power-constrained simultaneous noise and input matching. An analysis of the input impedance and the noise parameters is also given. Based on the d...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of semiconductors 2011-10, Vol.32 (10), p.105004-1-10
Hauptverfasser: Li, Zhiqun (智群 李), Chen, Liang (亮陈), Zhang, Hao (浩张)
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1-10
container_issue 10
container_start_page 105004
container_title Journal of semiconductors
container_volume 32
creator Li, Zhiqun (智群 李)
Chen, Liang (亮陈)
Zhang, Hao (浩张)
description A new optimization method of a source inductive degenerated low noise amplifier (LNA) with electrostatic discharge protection is proposed. It can achieve power-constrained simultaneous noise and input matching. An analysis of the input impedance and the noise parameters is also given. Based on the developed method, a 2.4 GHz LNA for wireless sensor network application is designed and optimized using 0.18- mu m RF CMOS technology. The measured results show that the LNA achieves a noise figure of 1.59 dB, a power gain of 14.12 dB, an input 1 dB compression point of -8 dBm and an input third-order intercept point of 1 dBm. The DC current is 4 mA under a supply of 1.8 V.
doi_str_mv 10.1088/1674-4926/32/10/105004
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_1439753229</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1439753229</sourcerecordid><originalsourceid>FETCH-LOGICAL-c368t-591e879c387cf8d6d34c7104c931c7c3c571ecc38f0c15476f150eeba372a7b3</originalsourceid><addsrcrecordid>eNp9kF9PwjAUxfugiYh-BdNHXwb9t3V7JIBggvAwEh-b0rVaM9a5jhj59HTM6AsxucnN7fmd25sDwANGI4zSdIwTziKWkWRMyRijUDFC7AoMfoUbcOv9B0JhZngA8pn29q2Csiqgq1u7t0fZWldBZ-D0ZZPD1XoCv2z7Duf5DNaNa7U668Y1kIwYXCyP8DVfQ1nXpVVn7x24NrL0-v6nD8H2ab6dLqPVZvE8nawiRZO0jeIM65RniqZcmbRICsoUx4ipjGLFFVUxx1oF2SCFY8YTg2Ok9U5STiTf0SF47NeGqz4P2rdib73SZSkr7Q5eYEYzHlNCsoAmPaoa532jjagbu5fNt8BIdMGJLh_R5SMo6R-74IIx6o3W1X-ei6yoCxN4fIH__48TvrN8pA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1439753229</pqid></control><display><type>article</type><title>Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application</title><source>IOP Publishing Journals</source><source>Alma/SFX Local Collection</source><creator>Li, Zhiqun (智群 李) ; Chen, Liang (亮陈) ; Zhang, Hao (浩张)</creator><creatorcontrib>Li, Zhiqun (智群 李) ; Chen, Liang (亮陈) ; Zhang, Hao (浩张)</creatorcontrib><description>A new optimization method of a source inductive degenerated low noise amplifier (LNA) with electrostatic discharge protection is proposed. It can achieve power-constrained simultaneous noise and input matching. An analysis of the input impedance and the noise parameters is also given. Based on the developed method, a 2.4 GHz LNA for wireless sensor network application is designed and optimized using 0.18- mu m RF CMOS technology. The measured results show that the LNA achieves a noise figure of 1.59 dB, a power gain of 14.12 dB, an input 1 dB compression point of -8 dBm and an input third-order intercept point of 1 dBm. The DC current is 4 mA under a supply of 1.8 V.</description><identifier>ISSN: 1674-4926</identifier><identifier>DOI: 10.1088/1674-4926/32/10/105004</identifier><language>eng</language><publisher>IOP Publishing</publisher><subject>Amplifiers ; CMOS ; Direct current ; Noise ; Noise levels ; Optimization ; Power gain ; Semiconductors</subject><ispartof>Journal of semiconductors, 2011-10, Vol.32 (10), p.105004-1-10</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c368t-591e879c387cf8d6d34c7104c931c7c3c571ecc38f0c15476f150eeba372a7b3</citedby><cites>FETCH-LOGICAL-c368t-591e879c387cf8d6d34c7104c931c7c3c571ecc38f0c15476f150eeba372a7b3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://iopscience.iop.org/article/10.1088/1674-4926/32/10/105004/pdf$$EPDF$$P50$$Giop$$H</linktopdf><link.rule.ids>314,776,780,27903,27904,53889</link.rule.ids></links><search><creatorcontrib>Li, Zhiqun (智群 李)</creatorcontrib><creatorcontrib>Chen, Liang (亮陈)</creatorcontrib><creatorcontrib>Zhang, Hao (浩张)</creatorcontrib><title>Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application</title><title>Journal of semiconductors</title><description>A new optimization method of a source inductive degenerated low noise amplifier (LNA) with electrostatic discharge protection is proposed. It can achieve power-constrained simultaneous noise and input matching. An analysis of the input impedance and the noise parameters is also given. Based on the developed method, a 2.4 GHz LNA for wireless sensor network application is designed and optimized using 0.18- mu m RF CMOS technology. The measured results show that the LNA achieves a noise figure of 1.59 dB, a power gain of 14.12 dB, an input 1 dB compression point of -8 dBm and an input third-order intercept point of 1 dBm. The DC current is 4 mA under a supply of 1.8 V.</description><subject>Amplifiers</subject><subject>CMOS</subject><subject>Direct current</subject><subject>Noise</subject><subject>Noise levels</subject><subject>Optimization</subject><subject>Power gain</subject><subject>Semiconductors</subject><issn>1674-4926</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2011</creationdate><recordtype>article</recordtype><recordid>eNp9kF9PwjAUxfugiYh-BdNHXwb9t3V7JIBggvAwEh-b0rVaM9a5jhj59HTM6AsxucnN7fmd25sDwANGI4zSdIwTziKWkWRMyRijUDFC7AoMfoUbcOv9B0JhZngA8pn29q2Csiqgq1u7t0fZWldBZ-D0ZZPD1XoCv2z7Duf5DNaNa7U668Y1kIwYXCyP8DVfQ1nXpVVn7x24NrL0-v6nD8H2ab6dLqPVZvE8nawiRZO0jeIM65RniqZcmbRICsoUx4ipjGLFFVUxx1oF2SCFY8YTg2Ok9U5STiTf0SF47NeGqz4P2rdib73SZSkr7Q5eYEYzHlNCsoAmPaoa532jjagbu5fNt8BIdMGJLh_R5SMo6R-74IIx6o3W1X-ei6yoCxN4fIH__48TvrN8pA</recordid><startdate>20111001</startdate><enddate>20111001</enddate><creator>Li, Zhiqun (智群 李)</creator><creator>Chen, Liang (亮陈)</creator><creator>Zhang, Hao (浩张)</creator><general>IOP Publishing</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>20111001</creationdate><title>Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application</title><author>Li, Zhiqun (智群 李) ; Chen, Liang (亮陈) ; Zhang, Hao (浩张)</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c368t-591e879c387cf8d6d34c7104c931c7c3c571ecc38f0c15476f150eeba372a7b3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Amplifiers</topic><topic>CMOS</topic><topic>Direct current</topic><topic>Noise</topic><topic>Noise levels</topic><topic>Optimization</topic><topic>Power gain</topic><topic>Semiconductors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Li, Zhiqun (智群 李)</creatorcontrib><creatorcontrib>Chen, Liang (亮陈)</creatorcontrib><creatorcontrib>Zhang, Hao (浩张)</creatorcontrib><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Journal of semiconductors</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Li, Zhiqun (智群 李)</au><au>Chen, Liang (亮陈)</au><au>Zhang, Hao (浩张)</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application</atitle><jtitle>Journal of semiconductors</jtitle><date>2011-10-01</date><risdate>2011</risdate><volume>32</volume><issue>10</issue><spage>105004</spage><epage>1-10</epage><pages>105004-1-10</pages><issn>1674-4926</issn><abstract>A new optimization method of a source inductive degenerated low noise amplifier (LNA) with electrostatic discharge protection is proposed. It can achieve power-constrained simultaneous noise and input matching. An analysis of the input impedance and the noise parameters is also given. Based on the developed method, a 2.4 GHz LNA for wireless sensor network application is designed and optimized using 0.18- mu m RF CMOS technology. The measured results show that the LNA achieves a noise figure of 1.59 dB, a power gain of 14.12 dB, an input 1 dB compression point of -8 dBm and an input third-order intercept point of 1 dBm. The DC current is 4 mA under a supply of 1.8 V.</abstract><pub>IOP Publishing</pub><doi>10.1088/1674-4926/32/10/105004</doi></addata></record>
fulltext fulltext
identifier ISSN: 1674-4926
ispartof Journal of semiconductors, 2011-10, Vol.32 (10), p.105004-1-10
issn 1674-4926
language eng
recordid cdi_proquest_miscellaneous_1439753229
source IOP Publishing Journals; Alma/SFX Local Collection
subjects Amplifiers
CMOS
Direct current
Noise
Noise levels
Optimization
Power gain
Semiconductors
title Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T11%3A59%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Design%20and%20optimization%20of%20CMOS%20LNA%20with%20ESD%20protection%20for%202.4%20GHz%20WSN%20application&rft.jtitle=Journal%20of%20semiconductors&rft.au=Li,%20Zhiqun%20(%E6%99%BA%E7%BE%A4%20%E6%9D%8E)&rft.date=2011-10-01&rft.volume=32&rft.issue=10&rft.spage=105004&rft.epage=1-10&rft.pages=105004-1-10&rft.issn=1674-4926&rft_id=info:doi/10.1088/1674-4926/32/10/105004&rft_dat=%3Cproquest_cross%3E1439753229%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1439753229&rft_id=info:pmid/&rfr_iscdi=true