Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data

Constant shrinkage in the device dimensions has resulted in very dense memory cells. The probability of occurrence of multiple bit errors is much higher in very dense memory cells. Conventional Error Correcting Codes cannot correct multiple errors in memories even though, many of these are capable o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of VLSI design & communication systems 2013-02, Vol.4 (1), p.29-37
Hauptverfasser: Sunita, M S, Bhaaskaran, V S Kanchana
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 37
container_issue 1
container_start_page 29
container_title International journal of VLSI design & communication systems
container_volume 4
creator Sunita, M S
Bhaaskaran, V S Kanchana
description Constant shrinkage in the device dimensions has resulted in very dense memory cells. The probability of occurrence of multiple bit errors is much higher in very dense memory cells. Conventional Error Correcting Codes cannot correct multiple errors in memories even though, many of these are capable of detecting multiple errors. This paper presents a novel decoding algorithm, to detect and correct multiple errors in memory based on Matrix Codes. The algorithm used is such that can correct a maximum of eleven errors in a 32-bit data and a maximum of nine errors in a 16-bit data. The proposed method can be used to improve the memory yield in presence of multiple-bit upsets. It can be applied for correcting burst errors wherein, a continuous sequence of data bits are affected when high energetic particles from external radiation strike memory, and cause soft errors. The proposed technique performs better than the previously known technique of error detection and correction using Matrix Codes.
doi_str_mv 10.5121/vlsic.2013.4103
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_1429853648</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1429853648</sourcerecordid><originalsourceid>FETCH-LOGICAL-c1603-df5766a2b70fb5f105362094af68c604987519a6dc2023fd1885305b9bb730e53</originalsourceid><addsrcrecordid>eNo1kM1PwyAYxonRxGXu7JWjl24vUKAc3ZzTuOllngmlEEm6MaE17r-3c3p6n-T5yJsfQrcEppxQMvtqc7BTCoRNSwLsAo1ASVEQxuXlv-ZUXqNJzqEGKrgSXNIRetmYLoVvvIiNw3OTXYM3fduFQ-vwMqWYBiclZ7sQ93jr7Mc-fPYO-8F4Leahwxu3i-mIH0xnbtCVN212k787Ru-Py-3iqVi_rZ4X9-vCEgGsaDyXQhhaS_A19wQ4ExRUabyorIBSVZITZURjKVDmG1JVnAGvVV1LBo6zMbo77x5SHJ7Jnd6FbF3bmr2LfdakpGqoiLIaorNz1KaYc3JeH1LYmXTUBPSJnP4lp0_k9Ikc-wFJrmAV</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1429853648</pqid></control><display><type>article</type><title>Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data</title><source>Elektronische Zeitschriftenbibliothek - Frei zugängliche E-Journals</source><creator>Sunita, M S ; Bhaaskaran, V S Kanchana</creator><creatorcontrib>Sunita, M S ; Bhaaskaran, V S Kanchana</creatorcontrib><description>Constant shrinkage in the device dimensions has resulted in very dense memory cells. The probability of occurrence of multiple bit errors is much higher in very dense memory cells. Conventional Error Correcting Codes cannot correct multiple errors in memories even though, many of these are capable of detecting multiple errors. This paper presents a novel decoding algorithm, to detect and correct multiple errors in memory based on Matrix Codes. The algorithm used is such that can correct a maximum of eleven errors in a 32-bit data and a maximum of nine errors in a 16-bit data. The proposed method can be used to improve the memory yield in presence of multiple-bit upsets. It can be applied for correcting burst errors wherein, a continuous sequence of data bits are affected when high energetic particles from external radiation strike memory, and cause soft errors. The proposed technique performs better than the previously known technique of error detection and correction using Matrix Codes.</description><identifier>ISSN: 0976-1527</identifier><identifier>EISSN: 0976-1357</identifier><identifier>DOI: 10.5121/vlsic.2013.4103</identifier><language>eng</language><subject>Algorithms ; Energetic particles ; Error correcting codes ; Error correction ; Error detection ; Matrix codes ; Soft errors ; Strikes</subject><ispartof>International journal of VLSI design &amp; communication systems, 2013-02, Vol.4 (1), p.29-37</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c1603-df5766a2b70fb5f105362094af68c604987519a6dc2023fd1885305b9bb730e53</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27903,27904</link.rule.ids></links><search><creatorcontrib>Sunita, M S</creatorcontrib><creatorcontrib>Bhaaskaran, V S Kanchana</creatorcontrib><title>Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data</title><title>International journal of VLSI design &amp; communication systems</title><description>Constant shrinkage in the device dimensions has resulted in very dense memory cells. The probability of occurrence of multiple bit errors is much higher in very dense memory cells. Conventional Error Correcting Codes cannot correct multiple errors in memories even though, many of these are capable of detecting multiple errors. This paper presents a novel decoding algorithm, to detect and correct multiple errors in memory based on Matrix Codes. The algorithm used is such that can correct a maximum of eleven errors in a 32-bit data and a maximum of nine errors in a 16-bit data. The proposed method can be used to improve the memory yield in presence of multiple-bit upsets. It can be applied for correcting burst errors wherein, a continuous sequence of data bits are affected when high energetic particles from external radiation strike memory, and cause soft errors. The proposed technique performs better than the previously known technique of error detection and correction using Matrix Codes.</description><subject>Algorithms</subject><subject>Energetic particles</subject><subject>Error correcting codes</subject><subject>Error correction</subject><subject>Error detection</subject><subject>Matrix codes</subject><subject>Soft errors</subject><subject>Strikes</subject><issn>0976-1527</issn><issn>0976-1357</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2013</creationdate><recordtype>article</recordtype><recordid>eNo1kM1PwyAYxonRxGXu7JWjl24vUKAc3ZzTuOllngmlEEm6MaE17r-3c3p6n-T5yJsfQrcEppxQMvtqc7BTCoRNSwLsAo1ASVEQxuXlv-ZUXqNJzqEGKrgSXNIRetmYLoVvvIiNw3OTXYM3fduFQ-vwMqWYBiclZ7sQ93jr7Mc-fPYO-8F4Leahwxu3i-mIH0xnbtCVN212k787Ru-Py-3iqVi_rZ4X9-vCEgGsaDyXQhhaS_A19wQ4ExRUabyorIBSVZITZURjKVDmG1JVnAGvVV1LBo6zMbo77x5SHJ7Jnd6FbF3bmr2LfdakpGqoiLIaorNz1KaYc3JeH1LYmXTUBPSJnP4lp0_k9Ikc-wFJrmAV</recordid><startdate>20130228</startdate><enddate>20130228</enddate><creator>Sunita, M S</creator><creator>Bhaaskaran, V S Kanchana</creator><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20130228</creationdate><title>Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data</title><author>Sunita, M S ; Bhaaskaran, V S Kanchana</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c1603-df5766a2b70fb5f105362094af68c604987519a6dc2023fd1885305b9bb730e53</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Algorithms</topic><topic>Energetic particles</topic><topic>Error correcting codes</topic><topic>Error correction</topic><topic>Error detection</topic><topic>Matrix codes</topic><topic>Soft errors</topic><topic>Strikes</topic><toplevel>online_resources</toplevel><creatorcontrib>Sunita, M S</creatorcontrib><creatorcontrib>Bhaaskaran, V S Kanchana</creatorcontrib><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>International journal of VLSI design &amp; communication systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Sunita, M S</au><au>Bhaaskaran, V S Kanchana</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data</atitle><jtitle>International journal of VLSI design &amp; communication systems</jtitle><date>2013-02-28</date><risdate>2013</risdate><volume>4</volume><issue>1</issue><spage>29</spage><epage>37</epage><pages>29-37</pages><issn>0976-1527</issn><eissn>0976-1357</eissn><abstract>Constant shrinkage in the device dimensions has resulted in very dense memory cells. The probability of occurrence of multiple bit errors is much higher in very dense memory cells. Conventional Error Correcting Codes cannot correct multiple errors in memories even though, many of these are capable of detecting multiple errors. This paper presents a novel decoding algorithm, to detect and correct multiple errors in memory based on Matrix Codes. The algorithm used is such that can correct a maximum of eleven errors in a 32-bit data and a maximum of nine errors in a 16-bit data. The proposed method can be used to improve the memory yield in presence of multiple-bit upsets. It can be applied for correcting burst errors wherein, a continuous sequence of data bits are affected when high energetic particles from external radiation strike memory, and cause soft errors. The proposed technique performs better than the previously known technique of error detection and correction using Matrix Codes.</abstract><doi>10.5121/vlsic.2013.4103</doi><tpages>9</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 0976-1527
ispartof International journal of VLSI design & communication systems, 2013-02, Vol.4 (1), p.29-37
issn 0976-1527
0976-1357
language eng
recordid cdi_proquest_miscellaneous_1429853648
source Elektronische Zeitschriftenbibliothek - Frei zugängliche E-Journals
subjects Algorithms
Energetic particles
Error correcting codes
Error correction
Error detection
Matrix codes
Soft errors
Strikes
title Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T06%3A17%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Matrix%20Code%20Based%20Multiple%20Error%20Correction%20Technique%20for%20N-Bit%20Memory%20Data&rft.jtitle=International%20journal%20of%20VLSI%20design%20&%20communication%20systems&rft.au=Sunita,%20M%20S&rft.date=2013-02-28&rft.volume=4&rft.issue=1&rft.spage=29&rft.epage=37&rft.pages=29-37&rft.issn=0976-1527&rft.eissn=0976-1357&rft_id=info:doi/10.5121/vlsic.2013.4103&rft_dat=%3Cproquest_cross%3E1429853648%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1429853648&rft_id=info:pmid/&rfr_iscdi=true