High-Level Synthesis for Minimum-Area Low-Power Clock Gating

Clock gating is one of useful techniques to reduce the dynamic power consumption of synchronous sequential circuits. To reduce the power consumption of clock tree, previous work has shown that clock control logic should be synthesized in the high-level synthesis stage. However, previous work may suf...

Ausführliche Beschreibung