Synchronizing Redundant Cores in a Dynamic DMR Multicore Architecture

We introduce the difficulties in processing context switches, exceptions, and interrupts in DMR architectures. We propose ways to address these problems in a dynamic DMR (DDMR) architecture, providing methods that assure both cores detect the event, synchronize it to the same instruction, perform a...

Ausführliche Beschreibung