Semicustom Design Methodology of Power Gated Circuits for Low Leakage Applications
The application of power gating to cell-based semi- custom design typically calls for customized cell libraries, which incurs substantial engineering efforts. In this brief, a semicustom design methodology for power gated circuits that allows unmodified conventional standard-cell elements is propose...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on circuits and systems. 2, Analog and digital signal processing Analog and digital signal processing, 2007-06, Vol.54 (6), p.512-516 |
|---|---|
| Hauptverfasser: | , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 516 |
|---|---|
| container_issue | 6 |
| container_start_page | 512 |
| container_title | IEEE transactions on circuits and systems. 2, Analog and digital signal processing |
| container_volume | 54 |
| creator | Kim, Hyung-Ock Shin, Youngsoo |
| description | The application of power gating to cell-based semi- custom design typically calls for customized cell libraries, which incurs substantial engineering efforts. In this brief, a semicustom design methodology for power gated circuits that allows unmodified conventional standard-cell elements is proposed. In particular, a new power network architecture is proposed for cell-based power gating circuits. The impact of body bias on current switch design and the layout method of current switch for flexible placement are investigated. The circuit elements that supplement cell-based power gating design are then discussed, including output interface circuits and state retention flip-flops. The proposed methodology is applied to ISCAS benchmark circuits and to a commercial Viterbi decoder with 0.18-mum CMOS technology. |
| doi_str_mv | 10.1109/TCSII.2007.894414 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_912235906</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4237367</ieee_id><sourcerecordid>34532801</sourcerecordid><originalsourceid>FETCH-LOGICAL-c464t-bbd9c88f9c06bc88a5efa73510a17e9aacc7c669e1d3f3453e018e949937aa263</originalsourceid><addsrcrecordid>eNp9kT9PwzAQxSMEEqXwARCLxQBTiv8ljkdUoFQKAtEyW65zKS5pXexEVb89CUEMDEz3ht97d6cXRecEjwjB8mY-nk2nI4qxGGWSc8IPogFJkixmQpLDTnMZC8HFcXQSwgpjKjGjg-h1BmtrmlC7NbqDYJcb9AT1uytc5ZZ75Er04nbg0UTXUKCx9aaxdUCl8yh3O5SD_tBLQLfbbWWNrq3bhNPoqNRVgLOfOYzeHu7n48c4f55Mx7d5bHjK63ixKKTJslIanC5aoRMotWAJwZoIkFobI0yaSiAFKxlPGGCSgeRSMqE1Tdkwuu5zt959NhBqtbbBQFXpDbgmqEymlGaE05a8-pfs0mmGSQte_gFXrvGb9gslCaUskbjbS3rIeBeCh1JtvV1rv1cEq64M9V2G6spQfRmt56L3WAD45dvTBEsF-wIJcIVT</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>912235906</pqid></control><display><type>article</type><title>Semicustom Design Methodology of Power Gated Circuits for Low Leakage Applications</title><source>IEEE Electronic Library (IEL)</source><creator>Kim, Hyung-Ock ; Shin, Youngsoo</creator><creatorcontrib>Kim, Hyung-Ock ; Shin, Youngsoo</creatorcontrib><description>The application of power gating to cell-based semi- custom design typically calls for customized cell libraries, which incurs substantial engineering efforts. In this brief, a semicustom design methodology for power gated circuits that allows unmodified conventional standard-cell elements is proposed. In particular, a new power network architecture is proposed for cell-based power gating circuits. The impact of body bias on current switch design and the layout method of current switch for flexible placement are investigated. The circuit elements that supplement cell-based power gating design are then discussed, including output interface circuits and state retention flip-flops. The proposed methodology is applied to ISCAS benchmark circuits and to a commercial Viterbi decoder with 0.18-mum CMOS technology.</description><identifier>ISSN: 1549-7747</identifier><identifier>ISSN: 1057-7130</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2007.894414</identifier><identifier>CODEN: ICSPE5</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Benchmarking ; Circuits ; CMOS ; CMOS technology ; Design engineering ; Design methodology ; Flip-flops ; Gating and risering ; Leakage ; Libraries ; low power ; Methodology ; Power engineering and energy ; power gating ; Power supplies ; semicustom ; standard cell ; Switches ; Viterbi algorithm</subject><ispartof>IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 2007-06, Vol.54 (6), p.512-516</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2007</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c464t-bbd9c88f9c06bc88a5efa73510a17e9aacc7c669e1d3f3453e018e949937aa263</citedby><cites>FETCH-LOGICAL-c464t-bbd9c88f9c06bc88a5efa73510a17e9aacc7c669e1d3f3453e018e949937aa263</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4237367$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4237367$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kim, Hyung-Ock</creatorcontrib><creatorcontrib>Shin, Youngsoo</creatorcontrib><title>Semicustom Design Methodology of Power Gated Circuits for Low Leakage Applications</title><title>IEEE transactions on circuits and systems. 2, Analog and digital signal processing</title><addtitle>TCSII</addtitle><description>The application of power gating to cell-based semi- custom design typically calls for customized cell libraries, which incurs substantial engineering efforts. In this brief, a semicustom design methodology for power gated circuits that allows unmodified conventional standard-cell elements is proposed. In particular, a new power network architecture is proposed for cell-based power gating circuits. The impact of body bias on current switch design and the layout method of current switch for flexible placement are investigated. The circuit elements that supplement cell-based power gating design are then discussed, including output interface circuits and state retention flip-flops. The proposed methodology is applied to ISCAS benchmark circuits and to a commercial Viterbi decoder with 0.18-mum CMOS technology.</description><subject>Benchmarking</subject><subject>Circuits</subject><subject>CMOS</subject><subject>CMOS technology</subject><subject>Design engineering</subject><subject>Design methodology</subject><subject>Flip-flops</subject><subject>Gating and risering</subject><subject>Leakage</subject><subject>Libraries</subject><subject>low power</subject><subject>Methodology</subject><subject>Power engineering and energy</subject><subject>power gating</subject><subject>Power supplies</subject><subject>semicustom</subject><subject>standard cell</subject><subject>Switches</subject><subject>Viterbi algorithm</subject><issn>1549-7747</issn><issn>1057-7130</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2007</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNp9kT9PwzAQxSMEEqXwARCLxQBTiv8ljkdUoFQKAtEyW65zKS5pXexEVb89CUEMDEz3ht97d6cXRecEjwjB8mY-nk2nI4qxGGWSc8IPogFJkixmQpLDTnMZC8HFcXQSwgpjKjGjg-h1BmtrmlC7NbqDYJcb9AT1uytc5ZZ75Er04nbg0UTXUKCx9aaxdUCl8yh3O5SD_tBLQLfbbWWNrq3bhNPoqNRVgLOfOYzeHu7n48c4f55Mx7d5bHjK63ixKKTJslIanC5aoRMotWAJwZoIkFobI0yaSiAFKxlPGGCSgeRSMqE1Tdkwuu5zt959NhBqtbbBQFXpDbgmqEymlGaE05a8-pfs0mmGSQte_gFXrvGb9gslCaUskbjbS3rIeBeCh1JtvV1rv1cEq64M9V2G6spQfRmt56L3WAD45dvTBEsF-wIJcIVT</recordid><startdate>20070601</startdate><enddate>20070601</enddate><creator>Kim, Hyung-Ock</creator><creator>Shin, Youngsoo</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20070601</creationdate><title>Semicustom Design Methodology of Power Gated Circuits for Low Leakage Applications</title><author>Kim, Hyung-Ock ; Shin, Youngsoo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c464t-bbd9c88f9c06bc88a5efa73510a17e9aacc7c669e1d3f3453e018e949937aa263</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Benchmarking</topic><topic>Circuits</topic><topic>CMOS</topic><topic>CMOS technology</topic><topic>Design engineering</topic><topic>Design methodology</topic><topic>Flip-flops</topic><topic>Gating and risering</topic><topic>Leakage</topic><topic>Libraries</topic><topic>low power</topic><topic>Methodology</topic><topic>Power engineering and energy</topic><topic>power gating</topic><topic>Power supplies</topic><topic>semicustom</topic><topic>standard cell</topic><topic>Switches</topic><topic>Viterbi algorithm</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kim, Hyung-Ock</creatorcontrib><creatorcontrib>Shin, Youngsoo</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on circuits and systems. 2, Analog and digital signal processing</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, Hyung-Ock</au><au>Shin, Youngsoo</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Semicustom Design Methodology of Power Gated Circuits for Low Leakage Applications</atitle><jtitle>IEEE transactions on circuits and systems. 2, Analog and digital signal processing</jtitle><stitle>TCSII</stitle><date>2007-06-01</date><risdate>2007</risdate><volume>54</volume><issue>6</issue><spage>512</spage><epage>516</epage><pages>512-516</pages><issn>1549-7747</issn><issn>1057-7130</issn><eissn>1558-3791</eissn><coden>ICSPE5</coden><abstract>The application of power gating to cell-based semi- custom design typically calls for customized cell libraries, which incurs substantial engineering efforts. In this brief, a semicustom design methodology for power gated circuits that allows unmodified conventional standard-cell elements is proposed. In particular, a new power network architecture is proposed for cell-based power gating circuits. The impact of body bias on current switch design and the layout method of current switch for flexible placement are investigated. The circuit elements that supplement cell-based power gating design are then discussed, including output interface circuits and state retention flip-flops. The proposed methodology is applied to ISCAS benchmark circuits and to a commercial Viterbi decoder with 0.18-mum CMOS technology.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSII.2007.894414</doi><tpages>5</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1549-7747 |
| ispartof | IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 2007-06, Vol.54 (6), p.512-516 |
| issn | 1549-7747 1057-7130 1558-3791 |
| language | eng |
| recordid | cdi_proquest_journals_912235906 |
| source | IEEE Electronic Library (IEL) |
| subjects | Benchmarking Circuits CMOS CMOS technology Design engineering Design methodology Flip-flops Gating and risering Leakage Libraries low power Methodology Power engineering and energy power gating Power supplies semicustom standard cell Switches Viterbi algorithm |
| title | Semicustom Design Methodology of Power Gated Circuits for Low Leakage Applications |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T05%3A53%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Semicustom%20Design%20Methodology%20of%20Power%20Gated%20Circuits%20for%20Low%20Leakage%20Applications&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%202,%20Analog%20and%20digital%20signal%20processing&rft.au=Kim,%20Hyung-Ock&rft.date=2007-06-01&rft.volume=54&rft.issue=6&rft.spage=512&rft.epage=516&rft.pages=512-516&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ICSPE5&rft_id=info:doi/10.1109/TCSII.2007.894414&rft_dat=%3Cproquest_RIE%3E34532801%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=912235906&rft_id=info:pmid/&rft_ieee_id=4237367&rfr_iscdi=true |