Tight Bounds for Critical Sections in Processor Consistent Platforms
Most weak memory consistency models are incapable of supporting a solution to mutual exclusion using only read and write operations to shared variables. Processor consistency-Goodman's version (PC-G) is an exception. Ahamad et al. showed that Peterson's mutual exclusion algorithm is correc...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on parallel and distributed systems 2006-10, Vol.17 (10), p.1072-1083 |
---|---|
Hauptverfasser: | , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 1083 |
---|---|
container_issue | 10 |
container_start_page | 1072 |
container_title | IEEE transactions on parallel and distributed systems |
container_volume | 17 |
creator | Higham, L. Kawash, J. |
description | Most weak memory consistency models are incapable of supporting a solution to mutual exclusion using only read and write operations to shared variables. Processor consistency-Goodman's version (PC-G) is an exception. Ahamad et al. showed that Peterson's mutual exclusion algorithm is correct for PC-G, but Lamport's bakery algorithm is not. This paper derives a lower bound on the number of and type of (single or multiwriter) variables that a mutual exclusion algorithm must use in order to be correct for PC-G. Specifically, any such solution for n processes must use at least one multiwriter variable and n single-writer variables. Peterson's algorithm for two processes uses one multiwriter and two single-writer variables, and therefore establishes that this bound is tight for two processes. This paper presents a new n-process algorithm for mutual exclusion that is correct for PC-G and achieves the bound for any n. While Peterson's algorithm is fair, this extension to arbitrary n is not fair. Six known algorithms that use the same number and type of variables are shown to fail to guarantee mutual exclusion when the memory consistency model is only PC-G, as opposed to the sequential consistency model for which they were designed. A corollary of our investigation is that, in contrast to sequential consistency, multiwriter variables cannot be implemented from single-writer variables in a PC-G system |
doi_str_mv | 10.1109/TPDS.2006.146 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_912209946</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1687878</ieee_id><sourcerecordid>896189169</sourcerecordid><originalsourceid>FETCH-LOGICAL-c316t-13dba34e071e371e0141f0a5fce6da59f33bfe8e8f4babc64a56af79045376e63</originalsourceid><addsrcrecordid>eNpdkE1LAzEQhoMoWKtHT14WL562ZjbZdHPU1i8oWGg9h2w60ZTtbk2yB_-9WSsIMgwzzDwzvLyEXAKdAFB5u17OV5OCUjEBLo7ICMqyyguo2HHqKS9zWYA8JWchbCkFXlI-IvO1e_-I2X3Xt5uQ2c5nM--iM7rJVmii69qQuTZb-s5gCMM6TVyI2MZs2eiYLnbhnJxY3QS8-K1j8vb4sJ4954vXp5fZ3SI3DETMgW1qzTjSKSBLmTSApbq0BsVGl9IyVlussLK81rURXJdC26lM0tlUoGBjcnP4u_fdZ48hqp0LBptGt9j1QVVSQCVByERe_yO3Xe_bJE5JKAoqJR_e5QfI-C4Ej1btvdtp_6WAqsFRNTiqBkcV_PBXB94h4h8rqmkK9g2xUXF_</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>912209946</pqid></control><display><type>article</type><title>Tight Bounds for Critical Sections in Processor Consistent Platforms</title><source>IEEE Electronic Library (IEL)</source><creator>Higham, L. ; Kawash, J.</creator><creatorcontrib>Higham, L. ; Kawash, J.</creatorcontrib><description>Most weak memory consistency models are incapable of supporting a solution to mutual exclusion using only read and write operations to shared variables. Processor consistency-Goodman's version (PC-G) is an exception. Ahamad et al. showed that Peterson's mutual exclusion algorithm is correct for PC-G, but Lamport's bakery algorithm is not. This paper derives a lower bound on the number of and type of (single or multiwriter) variables that a mutual exclusion algorithm must use in order to be correct for PC-G. Specifically, any such solution for n processes must use at least one multiwriter variable and n single-writer variables. Peterson's algorithm for two processes uses one multiwriter and two single-writer variables, and therefore establishes that this bound is tight for two processes. This paper presents a new n-process algorithm for mutual exclusion that is correct for PC-G and achieves the bound for any n. While Peterson's algorithm is fair, this extension to arbitrary n is not fair. Six known algorithms that use the same number and type of variables are shown to fail to guarantee mutual exclusion when the memory consistency model is only PC-G, as opposed to the sequential consistency model for which they were designed. A corollary of our investigation is that, in contrast to sequential consistency, multiwriter variables cannot be implemented from single-writer variables in a PC-G system</description><identifier>ISSN: 1045-9219</identifier><identifier>EISSN: 1558-2183</identifier><identifier>DOI: 10.1109/TPDS.2006.146</identifier><identifier>CODEN: ITDSEO</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Algorithm design and analysis ; Algorithms ; Coherence ; Computer networks ; Computer science ; Concurrent computing ; Consistency ; Java ; Lower bounds ; Mathematical models ; Memory consistency models ; Microprocessors ; multiwriter/single-writer variables ; mutual exclusion ; Platforms ; Process design ; processor consistency ; Random access memory ; Read-write memory ; Studies ; Variables</subject><ispartof>IEEE transactions on parallel and distributed systems, 2006-10, Vol.17 (10), p.1072-1083</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2006</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c316t-13dba34e071e371e0141f0a5fce6da59f33bfe8e8f4babc64a56af79045376e63</citedby><cites>FETCH-LOGICAL-c316t-13dba34e071e371e0141f0a5fce6da59f33bfe8e8f4babc64a56af79045376e63</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1687878$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1687878$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Higham, L.</creatorcontrib><creatorcontrib>Kawash, J.</creatorcontrib><title>Tight Bounds for Critical Sections in Processor Consistent Platforms</title><title>IEEE transactions on parallel and distributed systems</title><addtitle>TPDS</addtitle><description>Most weak memory consistency models are incapable of supporting a solution to mutual exclusion using only read and write operations to shared variables. Processor consistency-Goodman's version (PC-G) is an exception. Ahamad et al. showed that Peterson's mutual exclusion algorithm is correct for PC-G, but Lamport's bakery algorithm is not. This paper derives a lower bound on the number of and type of (single or multiwriter) variables that a mutual exclusion algorithm must use in order to be correct for PC-G. Specifically, any such solution for n processes must use at least one multiwriter variable and n single-writer variables. Peterson's algorithm for two processes uses one multiwriter and two single-writer variables, and therefore establishes that this bound is tight for two processes. This paper presents a new n-process algorithm for mutual exclusion that is correct for PC-G and achieves the bound for any n. While Peterson's algorithm is fair, this extension to arbitrary n is not fair. Six known algorithms that use the same number and type of variables are shown to fail to guarantee mutual exclusion when the memory consistency model is only PC-G, as opposed to the sequential consistency model for which they were designed. A corollary of our investigation is that, in contrast to sequential consistency, multiwriter variables cannot be implemented from single-writer variables in a PC-G system</description><subject>Algorithm design and analysis</subject><subject>Algorithms</subject><subject>Coherence</subject><subject>Computer networks</subject><subject>Computer science</subject><subject>Concurrent computing</subject><subject>Consistency</subject><subject>Java</subject><subject>Lower bounds</subject><subject>Mathematical models</subject><subject>Memory consistency models</subject><subject>Microprocessors</subject><subject>multiwriter/single-writer variables</subject><subject>mutual exclusion</subject><subject>Platforms</subject><subject>Process design</subject><subject>processor consistency</subject><subject>Random access memory</subject><subject>Read-write memory</subject><subject>Studies</subject><subject>Variables</subject><issn>1045-9219</issn><issn>1558-2183</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2006</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkE1LAzEQhoMoWKtHT14WL562ZjbZdHPU1i8oWGg9h2w60ZTtbk2yB_-9WSsIMgwzzDwzvLyEXAKdAFB5u17OV5OCUjEBLo7ICMqyyguo2HHqKS9zWYA8JWchbCkFXlI-IvO1e_-I2X3Xt5uQ2c5nM--iM7rJVmii69qQuTZb-s5gCMM6TVyI2MZs2eiYLnbhnJxY3QS8-K1j8vb4sJ4954vXp5fZ3SI3DETMgW1qzTjSKSBLmTSApbq0BsVGl9IyVlussLK81rURXJdC26lM0tlUoGBjcnP4u_fdZ48hqp0LBptGt9j1QVVSQCVByERe_yO3Xe_bJE5JKAoqJR_e5QfI-C4Ej1btvdtp_6WAqsFRNTiqBkcV_PBXB94h4h8rqmkK9g2xUXF_</recordid><startdate>20061001</startdate><enddate>20061001</enddate><creator>Higham, L.</creator><creator>Kawash, J.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20061001</creationdate><title>Tight Bounds for Critical Sections in Processor Consistent Platforms</title><author>Higham, L. ; Kawash, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c316t-13dba34e071e371e0141f0a5fce6da59f33bfe8e8f4babc64a56af79045376e63</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Algorithm design and analysis</topic><topic>Algorithms</topic><topic>Coherence</topic><topic>Computer networks</topic><topic>Computer science</topic><topic>Concurrent computing</topic><topic>Consistency</topic><topic>Java</topic><topic>Lower bounds</topic><topic>Mathematical models</topic><topic>Memory consistency models</topic><topic>Microprocessors</topic><topic>multiwriter/single-writer variables</topic><topic>mutual exclusion</topic><topic>Platforms</topic><topic>Process design</topic><topic>processor consistency</topic><topic>Random access memory</topic><topic>Read-write memory</topic><topic>Studies</topic><topic>Variables</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Higham, L.</creatorcontrib><creatorcontrib>Kawash, J.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on parallel and distributed systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Higham, L.</au><au>Kawash, J.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Tight Bounds for Critical Sections in Processor Consistent Platforms</atitle><jtitle>IEEE transactions on parallel and distributed systems</jtitle><stitle>TPDS</stitle><date>2006-10-01</date><risdate>2006</risdate><volume>17</volume><issue>10</issue><spage>1072</spage><epage>1083</epage><pages>1072-1083</pages><issn>1045-9219</issn><eissn>1558-2183</eissn><coden>ITDSEO</coden><abstract>Most weak memory consistency models are incapable of supporting a solution to mutual exclusion using only read and write operations to shared variables. Processor consistency-Goodman's version (PC-G) is an exception. Ahamad et al. showed that Peterson's mutual exclusion algorithm is correct for PC-G, but Lamport's bakery algorithm is not. This paper derives a lower bound on the number of and type of (single or multiwriter) variables that a mutual exclusion algorithm must use in order to be correct for PC-G. Specifically, any such solution for n processes must use at least one multiwriter variable and n single-writer variables. Peterson's algorithm for two processes uses one multiwriter and two single-writer variables, and therefore establishes that this bound is tight for two processes. This paper presents a new n-process algorithm for mutual exclusion that is correct for PC-G and achieves the bound for any n. While Peterson's algorithm is fair, this extension to arbitrary n is not fair. Six known algorithms that use the same number and type of variables are shown to fail to guarantee mutual exclusion when the memory consistency model is only PC-G, as opposed to the sequential consistency model for which they were designed. A corollary of our investigation is that, in contrast to sequential consistency, multiwriter variables cannot be implemented from single-writer variables in a PC-G system</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TPDS.2006.146</doi><tpages>12</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1045-9219 |
ispartof | IEEE transactions on parallel and distributed systems, 2006-10, Vol.17 (10), p.1072-1083 |
issn | 1045-9219 1558-2183 |
language | eng |
recordid | cdi_proquest_journals_912209946 |
source | IEEE Electronic Library (IEL) |
subjects | Algorithm design and analysis Algorithms Coherence Computer networks Computer science Concurrent computing Consistency Java Lower bounds Mathematical models Memory consistency models Microprocessors multiwriter/single-writer variables mutual exclusion Platforms Process design processor consistency Random access memory Read-write memory Studies Variables |
title | Tight Bounds for Critical Sections in Processor Consistent Platforms |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T11%3A30%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Tight%20Bounds%20for%20Critical%20Sections%20in%20Processor%20Consistent%20Platforms&rft.jtitle=IEEE%20transactions%20on%20parallel%20and%20distributed%20systems&rft.au=Higham,%20L.&rft.date=2006-10-01&rft.volume=17&rft.issue=10&rft.spage=1072&rft.epage=1083&rft.pages=1072-1083&rft.issn=1045-9219&rft.eissn=1558-2183&rft.coden=ITDSEO&rft_id=info:doi/10.1109/TPDS.2006.146&rft_dat=%3Cproquest_RIE%3E896189169%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=912209946&rft_id=info:pmid/&rft_ieee_id=1687878&rfr_iscdi=true |