Static power modeling of 32-bit microprocessors
The paper presents a novel strategy aimed at modeling instruction energy consumption of 32-bit microprocessors. Different from former approaches, the proposed instruction-level power model is founded on a functional decomposition of the activities accomplished by a generic microprocessor. The propos...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on computer-aided design of integrated circuits and systems 2002-11, Vol.21 (11), p.1306-1316 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1316 |
|---|---|
| container_issue | 11 |
| container_start_page | 1306 |
| container_title | IEEE transactions on computer-aided design of integrated circuits and systems |
| container_volume | 21 |
| creator | Brandolese, C. Salice, F. Fornaciari, W. Sciuto, D. |
| description | The paper presents a novel strategy aimed at modeling instruction energy consumption of 32-bit microprocessors. Different from former approaches, the proposed instruction-level power model is founded on a functional decomposition of the activities accomplished by a generic microprocessor. The proposed model has significant generalization capabilities. It allows estimation of the power figures of the entire instruction-set starting from the analysis of a subset, as well as to power characterize new processors by using the model obtained by considering other microprocessors. The model is formally presented and justified and its actual application over five commercial microprocessors is included. This static characterization is the basic information for system-level power modeling of hardware/software architectures. |
| doi_str_mv | 10.1109/TCAD.2002.804104 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_884481271</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1047049</ieee_id><sourcerecordid>908002875</sourcerecordid><originalsourceid>FETCH-LOGICAL-c362t-b5076baf34b19e9b809500d4352c44a9c02d030f42156c2b3a71c73873d98ad43</originalsourceid><addsrcrecordid>eNpdkD1PwzAQhi0EEqWwI7FELExp7_xR22NVPqVKDJTZchwHpUrqYqdC_HtchQEx3fK8d_c-hFwjzBBBzzer5f2MAtCZAo7AT8gENZMlR4GnZAJUqhJAwjm5SGkLgFxQPSHzt8EOrSv24cvHog-179rdRxGagtGyaoeib10M-xicTynEdEnOGtslf_U7p-T98WGzei7Xr08vq-W6dGxBh7ISIBeVbRivUHtdKdACoOZMUMe51Q5oDQwaTlEsHK2YlegkU5LVWtnMTcnduDef_jz4NJi-Tc53nd35cEhGg8pdlRSZvP1HbsMh7vJzRinOFVKJGYIRymVSir4x-9j2Nn4bBHP0Z47-zNGfGf3lyM0Yab33f3AugWv2A4UKaMw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>884481271</pqid></control><display><type>article</type><title>Static power modeling of 32-bit microprocessors</title><source>IEEE Electronic Library (IEL)</source><creator>Brandolese, C. ; Salice, F. ; Fornaciari, W. ; Sciuto, D.</creator><creatorcontrib>Brandolese, C. ; Salice, F. ; Fornaciari, W. ; Sciuto, D.</creatorcontrib><description>The paper presents a novel strategy aimed at modeling instruction energy consumption of 32-bit microprocessors. Different from former approaches, the proposed instruction-level power model is founded on a functional decomposition of the activities accomplished by a generic microprocessor. The proposed model has significant generalization capabilities. It allows estimation of the power figures of the entire instruction-set starting from the analysis of a subset, as well as to power characterize new processors by using the model obtained by considering other microprocessors. The model is formally presented and justified and its actual application over five commercial microprocessors is included. This static characterization is the basic information for system-level power modeling of hardware/software architectures.</description><identifier>ISSN: 0278-0070</identifier><identifier>EISSN: 1937-4151</identifier><identifier>DOI: 10.1109/TCAD.2002.804104</identifier><identifier>CODEN: ITCSDI</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Application software ; Computer aided design ; Computer programs ; Costs ; Design engineering ; Embedded software ; Energy consumption ; Hardware ; Microprocessors ; Power system modeling ; Processors ; Software ; Software architecture ; Strategy ; Time to market</subject><ispartof>IEEE transactions on computer-aided design of integrated circuits and systems, 2002-11, Vol.21 (11), p.1306-1316</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2002</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c362t-b5076baf34b19e9b809500d4352c44a9c02d030f42156c2b3a71c73873d98ad43</citedby><cites>FETCH-LOGICAL-c362t-b5076baf34b19e9b809500d4352c44a9c02d030f42156c2b3a71c73873d98ad43</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1047049$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27923,27924,54757</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1047049$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Brandolese, C.</creatorcontrib><creatorcontrib>Salice, F.</creatorcontrib><creatorcontrib>Fornaciari, W.</creatorcontrib><creatorcontrib>Sciuto, D.</creatorcontrib><title>Static power modeling of 32-bit microprocessors</title><title>IEEE transactions on computer-aided design of integrated circuits and systems</title><addtitle>TCAD</addtitle><description>The paper presents a novel strategy aimed at modeling instruction energy consumption of 32-bit microprocessors. Different from former approaches, the proposed instruction-level power model is founded on a functional decomposition of the activities accomplished by a generic microprocessor. The proposed model has significant generalization capabilities. It allows estimation of the power figures of the entire instruction-set starting from the analysis of a subset, as well as to power characterize new processors by using the model obtained by considering other microprocessors. The model is formally presented and justified and its actual application over five commercial microprocessors is included. This static characterization is the basic information for system-level power modeling of hardware/software architectures.</description><subject>Application software</subject><subject>Computer aided design</subject><subject>Computer programs</subject><subject>Costs</subject><subject>Design engineering</subject><subject>Embedded software</subject><subject>Energy consumption</subject><subject>Hardware</subject><subject>Microprocessors</subject><subject>Power system modeling</subject><subject>Processors</subject><subject>Software</subject><subject>Software architecture</subject><subject>Strategy</subject><subject>Time to market</subject><issn>0278-0070</issn><issn>1937-4151</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2002</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkD1PwzAQhi0EEqWwI7FELExp7_xR22NVPqVKDJTZchwHpUrqYqdC_HtchQEx3fK8d_c-hFwjzBBBzzer5f2MAtCZAo7AT8gENZMlR4GnZAJUqhJAwjm5SGkLgFxQPSHzt8EOrSv24cvHog-179rdRxGagtGyaoeib10M-xicTynEdEnOGtslf_U7p-T98WGzei7Xr08vq-W6dGxBh7ISIBeVbRivUHtdKdACoOZMUMe51Q5oDQwaTlEsHK2YlegkU5LVWtnMTcnduDef_jz4NJi-Tc53nd35cEhGg8pdlRSZvP1HbsMh7vJzRinOFVKJGYIRymVSir4x-9j2Nn4bBHP0Z47-zNGfGf3lyM0Yab33f3AugWv2A4UKaMw</recordid><startdate>20021101</startdate><enddate>20021101</enddate><creator>Brandolese, C.</creator><creator>Salice, F.</creator><creator>Fornaciari, W.</creator><creator>Sciuto, D.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20021101</creationdate><title>Static power modeling of 32-bit microprocessors</title><author>Brandolese, C. ; Salice, F. ; Fornaciari, W. ; Sciuto, D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c362t-b5076baf34b19e9b809500d4352c44a9c02d030f42156c2b3a71c73873d98ad43</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Application software</topic><topic>Computer aided design</topic><topic>Computer programs</topic><topic>Costs</topic><topic>Design engineering</topic><topic>Embedded software</topic><topic>Energy consumption</topic><topic>Hardware</topic><topic>Microprocessors</topic><topic>Power system modeling</topic><topic>Processors</topic><topic>Software</topic><topic>Software architecture</topic><topic>Strategy</topic><topic>Time to market</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Brandolese, C.</creatorcontrib><creatorcontrib>Salice, F.</creatorcontrib><creatorcontrib>Fornaciari, W.</creatorcontrib><creatorcontrib>Sciuto, D.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Brandolese, C.</au><au>Salice, F.</au><au>Fornaciari, W.</au><au>Sciuto, D.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Static power modeling of 32-bit microprocessors</atitle><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle><stitle>TCAD</stitle><date>2002-11-01</date><risdate>2002</risdate><volume>21</volume><issue>11</issue><spage>1306</spage><epage>1316</epage><pages>1306-1316</pages><issn>0278-0070</issn><eissn>1937-4151</eissn><coden>ITCSDI</coden><abstract>The paper presents a novel strategy aimed at modeling instruction energy consumption of 32-bit microprocessors. Different from former approaches, the proposed instruction-level power model is founded on a functional decomposition of the activities accomplished by a generic microprocessor. The proposed model has significant generalization capabilities. It allows estimation of the power figures of the entire instruction-set starting from the analysis of a subset, as well as to power characterize new processors by using the model obtained by considering other microprocessors. The model is formally presented and justified and its actual application over five commercial microprocessors is included. This static characterization is the basic information for system-level power modeling of hardware/software architectures.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCAD.2002.804104</doi><tpages>11</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0278-0070 |
| ispartof | IEEE transactions on computer-aided design of integrated circuits and systems, 2002-11, Vol.21 (11), p.1306-1316 |
| issn | 0278-0070 1937-4151 |
| language | eng |
| recordid | cdi_proquest_journals_884481271 |
| source | IEEE Electronic Library (IEL) |
| subjects | Application software Computer aided design Computer programs Costs Design engineering Embedded software Energy consumption Hardware Microprocessors Power system modeling Processors Software Software architecture Strategy Time to market |
| title | Static power modeling of 32-bit microprocessors |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T22%3A45%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Static%20power%20modeling%20of%2032-bit%20microprocessors&rft.jtitle=IEEE%20transactions%20on%20computer-aided%20design%20of%20integrated%20circuits%20and%20systems&rft.au=Brandolese,%20C.&rft.date=2002-11-01&rft.volume=21&rft.issue=11&rft.spage=1306&rft.epage=1316&rft.pages=1306-1316&rft.issn=0278-0070&rft.eissn=1937-4151&rft.coden=ITCSDI&rft_id=info:doi/10.1109/TCAD.2002.804104&rft_dat=%3Cproquest_RIE%3E908002875%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=884481271&rft_id=info:pmid/&rft_ieee_id=1047049&rfr_iscdi=true |