Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states
This paper investigates the scaling capability of Double Gate (DG) and Gate All Around (GAA) MOSFETs using a numerical analysis of the two-dimensional coupled Boltzmann distribution-Poisson equations in which the traps effects have been considered. Using this numerical model, we have studied the eff...
Gespeichert in:
| Veröffentlicht in: | Journal of materials science. Materials in electronics 2008-12, Vol.19 (Suppl 1), p.248-253 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 253 |
|---|---|
| container_issue | Suppl 1 |
| container_start_page | 248 |
| container_title | Journal of materials science. Materials in electronics |
| container_volume | 19 |
| creator | Abdi, M. A. Djeffal, F. Arar, D. Hafiane, M. L. |
| description | This paper investigates the scaling capability of Double Gate (DG) and Gate All Around (GAA) MOSFETs using a numerical analysis of the two-dimensional coupled Boltzmann distribution-Poisson equations in which the traps effects have been considered. Using this numerical model, we have studied the effects of the defects on the scalability limits of DG and GAA MOSFETs and compared their performances. We have found that, the scaling capability of both architectures made in recrystallized silicon will be improved as the diameter (or silicon thickness for DG structure) of device is reduced, because the small device size decreases the defect density in the channel. |
| doi_str_mv | 10.1007/s10854-007-9531-y |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_881652759</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2419919061</sourcerecordid><originalsourceid>FETCH-LOGICAL-c345t-d7aa654b49708816bd85015a481cd6eeedc5baef67e6505f2a165bab03eb89893</originalsourceid><addsrcrecordid>eNp1kDFPwzAQhS0EEqXwA9gsJEaDHduJM1YFChLQoSCxWXbiQIrbFF8ilH-Po1QwMfn57runu4fQOaNXjNLsGhhVUpAoSS45I_0BmjCZcSJU8naIJjSXGREySY7RCcCaUpoKriZo9dxtXKgL47HZGt9DDbip8E3TWe_wwrQu1stRzLzHs9B08f-0XN3dvgD-rtsPbDv_idtgdhjayMEpOqqMB3e2f6foNcLze_K4XDzMZ4-k4EK2pMyMSaWwIs-oUiy1pZKUSSMUK8rUOVcW0hpXpZlLJZVVYlgaC5ZyZ1Wucj5FF6PvLjRfnYNWr5suxCtAD34yyeQAsREqQgMQXKV3od6Y0GtG9RCdHqPTgxyi032cudwbG4jJVMFsixp-BxOqmOKMRy4ZOYit7bsLfwv8b_4DGwB90A</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>881652759</pqid></control><display><type>article</type><title>Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states</title><source>SpringerNature Journals</source><creator>Abdi, M. A. ; Djeffal, F. ; Arar, D. ; Hafiane, M. L.</creator><creatorcontrib>Abdi, M. A. ; Djeffal, F. ; Arar, D. ; Hafiane, M. L.</creatorcontrib><description>This paper investigates the scaling capability of Double Gate (DG) and Gate All Around (GAA) MOSFETs using a numerical analysis of the two-dimensional coupled Boltzmann distribution-Poisson equations in which the traps effects have been considered. Using this numerical model, we have studied the effects of the defects on the scalability limits of DG and GAA MOSFETs and compared their performances. We have found that, the scaling capability of both architectures made in recrystallized silicon will be improved as the diameter (or silicon thickness for DG structure) of device is reduced, because the small device size decreases the defect density in the channel.</description><identifier>ISSN: 0957-4522</identifier><identifier>EISSN: 1573-482X</identifier><identifier>DOI: 10.1007/s10854-007-9531-y</identifier><language>eng</language><publisher>Boston: Springer US</publisher><subject>Applied sciences ; Characterization and Evaluation of Materials ; Chemistry and Materials Science ; Electronics ; Exact sciences and technology ; Materials ; Materials Science ; Numerical analysis ; Optical and Electronic Materials ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Semiconductors ; Transistors</subject><ispartof>Journal of materials science. Materials in electronics, 2008-12, Vol.19 (Suppl 1), p.248-253</ispartof><rights>Springer Science+Business Media, LLC 2007</rights><rights>2008 INIST-CNRS</rights><rights>Springer Science+Business Media, LLC 2008</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c345t-d7aa654b49708816bd85015a481cd6eeedc5baef67e6505f2a165bab03eb89893</citedby><cites>FETCH-LOGICAL-c345t-d7aa654b49708816bd85015a481cd6eeedc5baef67e6505f2a165bab03eb89893</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/s10854-007-9531-y$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/s10854-007-9531-y$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>309,310,314,780,784,789,790,23930,23931,25140,27924,27925,41488,42557,51319</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=20818313$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Abdi, M. A.</creatorcontrib><creatorcontrib>Djeffal, F.</creatorcontrib><creatorcontrib>Arar, D.</creatorcontrib><creatorcontrib>Hafiane, M. L.</creatorcontrib><title>Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states</title><title>Journal of materials science. Materials in electronics</title><addtitle>J Mater Sci: Mater Electron</addtitle><description>This paper investigates the scaling capability of Double Gate (DG) and Gate All Around (GAA) MOSFETs using a numerical analysis of the two-dimensional coupled Boltzmann distribution-Poisson equations in which the traps effects have been considered. Using this numerical model, we have studied the effects of the defects on the scalability limits of DG and GAA MOSFETs and compared their performances. We have found that, the scaling capability of both architectures made in recrystallized silicon will be improved as the diameter (or silicon thickness for DG structure) of device is reduced, because the small device size decreases the defect density in the channel.</description><subject>Applied sciences</subject><subject>Characterization and Evaluation of Materials</subject><subject>Chemistry and Materials Science</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Materials</subject><subject>Materials Science</subject><subject>Numerical analysis</subject><subject>Optical and Electronic Materials</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Semiconductors</subject><subject>Transistors</subject><issn>0957-4522</issn><issn>1573-482X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><sourceid>AFKRA</sourceid><sourceid>BENPR</sourceid><sourceid>CCPQU</sourceid><sourceid>DWQXO</sourceid><recordid>eNp1kDFPwzAQhS0EEqXwA9gsJEaDHduJM1YFChLQoSCxWXbiQIrbFF8ilH-Po1QwMfn57runu4fQOaNXjNLsGhhVUpAoSS45I_0BmjCZcSJU8naIJjSXGREySY7RCcCaUpoKriZo9dxtXKgL47HZGt9DDbip8E3TWe_wwrQu1stRzLzHs9B08f-0XN3dvgD-rtsPbDv_idtgdhjayMEpOqqMB3e2f6foNcLze_K4XDzMZ4-k4EK2pMyMSaWwIs-oUiy1pZKUSSMUK8rUOVcW0hpXpZlLJZVVYlgaC5ZyZ1Wucj5FF6PvLjRfnYNWr5suxCtAD34yyeQAsREqQgMQXKV3od6Y0GtG9RCdHqPTgxyi032cudwbG4jJVMFsixp-BxOqmOKMRy4ZOYit7bsLfwv8b_4DGwB90A</recordid><startdate>20081201</startdate><enddate>20081201</enddate><creator>Abdi, M. A.</creator><creator>Djeffal, F.</creator><creator>Arar, D.</creator><creator>Hafiane, M. L.</creator><general>Springer US</general><general>Springer</general><general>Springer Nature B.V</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7SR</scope><scope>8BQ</scope><scope>8FD</scope><scope>8FE</scope><scope>8FG</scope><scope>ABJCF</scope><scope>AFKRA</scope><scope>ARAPS</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>D1I</scope><scope>DWQXO</scope><scope>F28</scope><scope>FR3</scope><scope>HCIFZ</scope><scope>JG9</scope><scope>KB.</scope><scope>L7M</scope><scope>P5Z</scope><scope>P62</scope><scope>PDBOC</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope><scope>S0W</scope></search><sort><creationdate>20081201</creationdate><title>Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states</title><author>Abdi, M. A. ; Djeffal, F. ; Arar, D. ; Hafiane, M. L.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c345t-d7aa654b49708816bd85015a481cd6eeedc5baef67e6505f2a165bab03eb89893</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Applied sciences</topic><topic>Characterization and Evaluation of Materials</topic><topic>Chemistry and Materials Science</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Materials</topic><topic>Materials Science</topic><topic>Numerical analysis</topic><topic>Optical and Electronic Materials</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Semiconductors</topic><topic>Transistors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Abdi, M. A.</creatorcontrib><creatorcontrib>Djeffal, F.</creatorcontrib><creatorcontrib>Arar, D.</creatorcontrib><creatorcontrib>Hafiane, M. L.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>Materials Science & Engineering Collection</collection><collection>ProQuest Central UK/Ireland</collection><collection>Advanced Technologies & Aerospace Collection</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Materials Science Collection</collection><collection>ProQuest Central Korea</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><collection>SciTech Premium Collection</collection><collection>Materials Research Database</collection><collection>Materials Science Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Advanced Technologies & Aerospace Database</collection><collection>ProQuest Advanced Technologies & Aerospace Collection</collection><collection>Materials Science Collection</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><collection>DELNET Engineering & Technology Collection</collection><jtitle>Journal of materials science. Materials in electronics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Abdi, M. A.</au><au>Djeffal, F.</au><au>Arar, D.</au><au>Hafiane, M. L.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states</atitle><jtitle>Journal of materials science. Materials in electronics</jtitle><stitle>J Mater Sci: Mater Electron</stitle><date>2008-12-01</date><risdate>2008</risdate><volume>19</volume><issue>Suppl 1</issue><spage>248</spage><epage>253</epage><pages>248-253</pages><issn>0957-4522</issn><eissn>1573-482X</eissn><abstract>This paper investigates the scaling capability of Double Gate (DG) and Gate All Around (GAA) MOSFETs using a numerical analysis of the two-dimensional coupled Boltzmann distribution-Poisson equations in which the traps effects have been considered. Using this numerical model, we have studied the effects of the defects on the scalability limits of DG and GAA MOSFETs and compared their performances. We have found that, the scaling capability of both architectures made in recrystallized silicon will be improved as the diameter (or silicon thickness for DG structure) of device is reduced, because the small device size decreases the defect density in the channel.</abstract><cop>Boston</cop><pub>Springer US</pub><doi>10.1007/s10854-007-9531-y</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0957-4522 |
| ispartof | Journal of materials science. Materials in electronics, 2008-12, Vol.19 (Suppl 1), p.248-253 |
| issn | 0957-4522 1573-482X |
| language | eng |
| recordid | cdi_proquest_journals_881652759 |
| source | SpringerNature Journals |
| subjects | Applied sciences Characterization and Evaluation of Materials Chemistry and Materials Science Electronics Exact sciences and technology Materials Materials Science Numerical analysis Optical and Electronic Materials Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Semiconductors Transistors |
| title | Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T00%3A50%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Numerical%20analysis%20of%20Double%20Gate%20and%20Gate%20All%20Around%20MOSFETs%20with%20bulk%20trap%20states&rft.jtitle=Journal%20of%20materials%20science.%20Materials%20in%20electronics&rft.au=Abdi,%20M.%20A.&rft.date=2008-12-01&rft.volume=19&rft.issue=Suppl%201&rft.spage=248&rft.epage=253&rft.pages=248-253&rft.issn=0957-4522&rft.eissn=1573-482X&rft_id=info:doi/10.1007/s10854-007-9531-y&rft_dat=%3Cproquest_cross%3E2419919061%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=881652759&rft_id=info:pmid/&rfr_iscdi=true |