High voltage gain minimum‐phase isolated DC‐DC converter with improved transformer utilization

The standard structure of an isolated SEPIC (iSEPIC) does not have a minimum‐phase nature, which signifies no additional support for the output capacitor during ON‐time conditions. Consequently, it has high voltage stress, right half plane (RHP) zeros presence, DC component in the transformer core,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of circuit theory and applications 2025-01, Vol.53 (1), p.311-324
Hauptverfasser: Obulapathi, Balapanuru, Lokhande, Makarand M., Aware, M. V.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 324
container_issue 1
container_start_page 311
container_title International journal of circuit theory and applications
container_volume 53
creator Obulapathi, Balapanuru
Lokhande, Makarand M.
Aware, M. V.
description The standard structure of an isolated SEPIC (iSEPIC) does not have a minimum‐phase nature, which signifies no additional support for the output capacitor during ON‐time conditions. Consequently, it has high voltage stress, right half plane (RHP) zeros presence, DC component in the transformer core, and less transformer utilization. This paper presents a modification in a iSEPIC converter having higher voltage gain over a conventional iSEPIC converter. This work analyzes a modified iSEPIC structure by providing additional support to the output capacitor during ON‐time conditions. As a result, the nonminimum‐phase nature will be transformed into the minimum‐phase nature. Consequently, all the mentioned demerits of the standard iSEPIC structure are eliminated The derived discrete‐time modeling analyzes the RHP zeros dependence on the load variation. This modification also leads to improvement in dynamic performance to accommodate the load variation. Finally, a 60 W modified iSEPIC prototype is developed to validate the proposed analysis. This paper presents a modification in an isolated SEPIC (iSEPIC) converter structure by providing additional support to the output capacitor during ON‐time conditions. As a result, the nonminimum‐phase nature of iSEPIC converter will be transformed into the minimum‐phase nature.
doi_str_mv 10.1002/cta.4100
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_3150945831</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>3150945831</sourcerecordid><originalsourceid>FETCH-LOGICAL-c2540-d996030d63a2d700b932af483706c1154f42d015246f9a9cb08631da5aaf0a003</originalsourceid><addsrcrecordid>eNp1kM9KAzEQh4MoWKvgIwS8eNk62ey_HMtWrVDwUsFbmO5m25TdTU3SSj35CD6jT2JqvXqaYX4fM8NHyDWDEQOI7yqPoyR0J2TAQOQRQP56SgYAoohEUWTn5MK5NQAUMRcDspjq5YruTOtxqegSdU873etu231_fm1W6BTVzrToVU0nZZhNSlqZfqesV5a-a7-iuttYswu5t9i7xtguJFuvW_2BXpv-kpw12Dp19VeH5OXhfl5Oo9nz41M5nkVVnCYQ1UJkwKHOOMZ1DrAQPMYmKXgOWcVYmjRJXANL4yRrBIpqAUXGWY0pYgMIwIfk5rg3vPO2Vc7LtdnaPpyUnKUgkrTgLFC3R6qyxjmrGrmxukO7lwzkwaAMBuXBYECjI_quW7X_l5PlfPzL_wAUFnOg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>3150945831</pqid></control><display><type>article</type><title>High voltage gain minimum‐phase isolated DC‐DC converter with improved transformer utilization</title><source>Wiley Online Library Journals Frontfile Complete</source><creator>Obulapathi, Balapanuru ; Lokhande, Makarand M. ; Aware, M. V.</creator><creatorcontrib>Obulapathi, Balapanuru ; Lokhande, Makarand M. ; Aware, M. V.</creatorcontrib><description>The standard structure of an isolated SEPIC (iSEPIC) does not have a minimum‐phase nature, which signifies no additional support for the output capacitor during ON‐time conditions. Consequently, it has high voltage stress, right half plane (RHP) zeros presence, DC component in the transformer core, and less transformer utilization. This paper presents a modification in a iSEPIC converter having higher voltage gain over a conventional iSEPIC converter. This work analyzes a modified iSEPIC structure by providing additional support to the output capacitor during ON‐time conditions. As a result, the nonminimum‐phase nature will be transformed into the minimum‐phase nature. Consequently, all the mentioned demerits of the standard iSEPIC structure are eliminated The derived discrete‐time modeling analyzes the RHP zeros dependence on the load variation. This modification also leads to improvement in dynamic performance to accommodate the load variation. Finally, a 60 W modified iSEPIC prototype is developed to validate the proposed analysis. This paper presents a modification in an isolated SEPIC (iSEPIC) converter structure by providing additional support to the output capacitor during ON‐time conditions. As a result, the nonminimum‐phase nature of iSEPIC converter will be transformed into the minimum‐phase nature.</description><identifier>ISSN: 0098-9886</identifier><identifier>EISSN: 1097-007X</identifier><identifier>DOI: 10.1002/cta.4100</identifier><language>eng</language><publisher>Bognor Regis: Wiley Subscription Services, Inc</publisher><subject>Capacitors ; discrete‐time modeling ; Half planes ; High voltages ; isolated SEPIC converter ; Load fluctuation ; minimum‐phase ; RHP zero ; Time dependence ; Transformers ; Voltage gain</subject><ispartof>International journal of circuit theory and applications, 2025-01, Vol.53 (1), p.311-324</ispartof><rights>2024 John Wiley &amp; Sons Ltd.</rights><rights>2025 John Wiley &amp; Sons, Ltd.</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c2540-d996030d63a2d700b932af483706c1154f42d015246f9a9cb08631da5aaf0a003</cites><orcidid>0000-0001-5865-294X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://onlinelibrary.wiley.com/doi/pdf/10.1002%2Fcta.4100$$EPDF$$P50$$Gwiley$$H</linktopdf><linktohtml>$$Uhttps://onlinelibrary.wiley.com/doi/full/10.1002%2Fcta.4100$$EHTML$$P50$$Gwiley$$H</linktohtml><link.rule.ids>314,776,780,1411,27901,27902,45550,45551</link.rule.ids></links><search><creatorcontrib>Obulapathi, Balapanuru</creatorcontrib><creatorcontrib>Lokhande, Makarand M.</creatorcontrib><creatorcontrib>Aware, M. V.</creatorcontrib><title>High voltage gain minimum‐phase isolated DC‐DC converter with improved transformer utilization</title><title>International journal of circuit theory and applications</title><description>The standard structure of an isolated SEPIC (iSEPIC) does not have a minimum‐phase nature, which signifies no additional support for the output capacitor during ON‐time conditions. Consequently, it has high voltage stress, right half plane (RHP) zeros presence, DC component in the transformer core, and less transformer utilization. This paper presents a modification in a iSEPIC converter having higher voltage gain over a conventional iSEPIC converter. This work analyzes a modified iSEPIC structure by providing additional support to the output capacitor during ON‐time conditions. As a result, the nonminimum‐phase nature will be transformed into the minimum‐phase nature. Consequently, all the mentioned demerits of the standard iSEPIC structure are eliminated The derived discrete‐time modeling analyzes the RHP zeros dependence on the load variation. This modification also leads to improvement in dynamic performance to accommodate the load variation. Finally, a 60 W modified iSEPIC prototype is developed to validate the proposed analysis. This paper presents a modification in an isolated SEPIC (iSEPIC) converter structure by providing additional support to the output capacitor during ON‐time conditions. As a result, the nonminimum‐phase nature of iSEPIC converter will be transformed into the minimum‐phase nature.</description><subject>Capacitors</subject><subject>discrete‐time modeling</subject><subject>Half planes</subject><subject>High voltages</subject><subject>isolated SEPIC converter</subject><subject>Load fluctuation</subject><subject>minimum‐phase</subject><subject>RHP zero</subject><subject>Time dependence</subject><subject>Transformers</subject><subject>Voltage gain</subject><issn>0098-9886</issn><issn>1097-007X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2025</creationdate><recordtype>article</recordtype><recordid>eNp1kM9KAzEQh4MoWKvgIwS8eNk62ey_HMtWrVDwUsFbmO5m25TdTU3SSj35CD6jT2JqvXqaYX4fM8NHyDWDEQOI7yqPoyR0J2TAQOQRQP56SgYAoohEUWTn5MK5NQAUMRcDspjq5YruTOtxqegSdU873etu231_fm1W6BTVzrToVU0nZZhNSlqZfqesV5a-a7-iuttYswu5t9i7xtguJFuvW_2BXpv-kpw12Dp19VeH5OXhfl5Oo9nz41M5nkVVnCYQ1UJkwKHOOMZ1DrAQPMYmKXgOWcVYmjRJXANL4yRrBIpqAUXGWY0pYgMIwIfk5rg3vPO2Vc7LtdnaPpyUnKUgkrTgLFC3R6qyxjmrGrmxukO7lwzkwaAMBuXBYECjI_quW7X_l5PlfPzL_wAUFnOg</recordid><startdate>202501</startdate><enddate>202501</enddate><creator>Obulapathi, Balapanuru</creator><creator>Lokhande, Makarand M.</creator><creator>Aware, M. V.</creator><general>Wiley Subscription Services, Inc</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0001-5865-294X</orcidid></search><sort><creationdate>202501</creationdate><title>High voltage gain minimum‐phase isolated DC‐DC converter with improved transformer utilization</title><author>Obulapathi, Balapanuru ; Lokhande, Makarand M. ; Aware, M. V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c2540-d996030d63a2d700b932af483706c1154f42d015246f9a9cb08631da5aaf0a003</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2025</creationdate><topic>Capacitors</topic><topic>discrete‐time modeling</topic><topic>Half planes</topic><topic>High voltages</topic><topic>isolated SEPIC converter</topic><topic>Load fluctuation</topic><topic>minimum‐phase</topic><topic>RHP zero</topic><topic>Time dependence</topic><topic>Transformers</topic><topic>Voltage gain</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Obulapathi, Balapanuru</creatorcontrib><creatorcontrib>Lokhande, Makarand M.</creatorcontrib><creatorcontrib>Aware, M. V.</creatorcontrib><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>International journal of circuit theory and applications</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Obulapathi, Balapanuru</au><au>Lokhande, Makarand M.</au><au>Aware, M. V.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>High voltage gain minimum‐phase isolated DC‐DC converter with improved transformer utilization</atitle><jtitle>International journal of circuit theory and applications</jtitle><date>2025-01</date><risdate>2025</risdate><volume>53</volume><issue>1</issue><spage>311</spage><epage>324</epage><pages>311-324</pages><issn>0098-9886</issn><eissn>1097-007X</eissn><abstract>The standard structure of an isolated SEPIC (iSEPIC) does not have a minimum‐phase nature, which signifies no additional support for the output capacitor during ON‐time conditions. Consequently, it has high voltage stress, right half plane (RHP) zeros presence, DC component in the transformer core, and less transformer utilization. This paper presents a modification in a iSEPIC converter having higher voltage gain over a conventional iSEPIC converter. This work analyzes a modified iSEPIC structure by providing additional support to the output capacitor during ON‐time conditions. As a result, the nonminimum‐phase nature will be transformed into the minimum‐phase nature. Consequently, all the mentioned demerits of the standard iSEPIC structure are eliminated The derived discrete‐time modeling analyzes the RHP zeros dependence on the load variation. This modification also leads to improvement in dynamic performance to accommodate the load variation. Finally, a 60 W modified iSEPIC prototype is developed to validate the proposed analysis. This paper presents a modification in an isolated SEPIC (iSEPIC) converter structure by providing additional support to the output capacitor during ON‐time conditions. As a result, the nonminimum‐phase nature of iSEPIC converter will be transformed into the minimum‐phase nature.</abstract><cop>Bognor Regis</cop><pub>Wiley Subscription Services, Inc</pub><doi>10.1002/cta.4100</doi><tpages>14</tpages><orcidid>https://orcid.org/0000-0001-5865-294X</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0098-9886
ispartof International journal of circuit theory and applications, 2025-01, Vol.53 (1), p.311-324
issn 0098-9886
1097-007X
language eng
recordid cdi_proquest_journals_3150945831
source Wiley Online Library Journals Frontfile Complete
subjects Capacitors
discrete‐time modeling
Half planes
High voltages
isolated SEPIC converter
Load fluctuation
minimum‐phase
RHP zero
Time dependence
Transformers
Voltage gain
title High voltage gain minimum‐phase isolated DC‐DC converter with improved transformer utilization
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T17%3A31%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=High%20voltage%20gain%20minimum%E2%80%90phase%20isolated%20DC%E2%80%90DC%20converter%20with%20improved%20transformer%20utilization&rft.jtitle=International%20journal%20of%20circuit%20theory%20and%20applications&rft.au=Obulapathi,%20Balapanuru&rft.date=2025-01&rft.volume=53&rft.issue=1&rft.spage=311&rft.epage=324&rft.pages=311-324&rft.issn=0098-9886&rft.eissn=1097-007X&rft_id=info:doi/10.1002/cta.4100&rft_dat=%3Cproquest_cross%3E3150945831%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=3150945831&rft_id=info:pmid/&rfr_iscdi=true